## Introduction

Thank you for purchasing the Mitsubishi general-purpose MELSEC series sequencer. Read this manual and make sure you understand the functions and performance of MELSEC series sequencer thoroughly in advance to ensure correct use. Please make this manual available to the end user.

### **CONTENTS**

Chapter 1 General Description	1- 1 to 1-14	
1.1 Functions List	<list be="" can="" gppw<="" in="" menu="" of="" selected="" td="" which=""></list>	
· · · · · · · · · · · · · · · · · · ·	categorized by circuit edit functions, comments and	
	edit >1- 3	
1.2 Abbreviations and Terms in This Manual	1-11	
1.3 FX Series Programming	1-12	
1.4 Basic Key Specifications	Instructions of the key used with	
The Basis Ray openinguities	the GPPW function>1-14	
Chapter 2 Menu Index	2- 1 to 2- 4	
Chapter 2 mona maex	2 1.02 1	
2.1 Menu Index	<find alphabetical="" gppw="" in="" menus="" order="">2- 1</find>	
Chapter 3 Common Operations	3- 1 to 3-18	
3.1 List of Shortcut Keys and Access Keys	<operating by="" function="" gppw="" key="" shortcut=""></operating>	
3.2 Project Designation		
3.2.1 Saving a project	<save created="" devices="" in="" peripheral="" programs="">3- 6</save>	
3.2.2 Opening a project	<read device="" existing="" from="" peripheral="" projects="">3-9</read>	
3.3 Cut, Copy, and Paste		
3.3.1 Cut and paste		
3.3.2 Copy and paste		
· · · · · · · · · · · · · · · · · · ·	g network parameters	
3.4 Toolbar	Descriptions of customized toolbar>	
3.5 Status Bar	<descriptions bar="" displayed="" items="" of="" on="" status="" the=""> 3-17</descriptions>	
3.6 Zooming in on or out of the Edit Screen	3-18	
3.7 Project Data List		
O.7 1 Toject Bata List		
Chapter 4 Initialization	4- 1 to 4- 2	
4.1 Creating a Project	<creating a="" new="" program=""> 4- 1</creating>	
Chapter 5 Handling Project Files	5- 1 to 5-35	
5.1 Opening the Existing Project File	<read created="" project="" the="">5- 1</read>	
5.2 Closing a Project File	< Closing the active project>	
5.3 Saving a Project	< Saving the active project with the	
o.o Gaving a i roject	designated name>5- 2	
5.4 Saving a Project with a New Name	Saving the active project with a new name >	
5.5 Deleting a Project	<deleting project="" the="" unnecessary=""></deleting>	
olo boloting a riojoot		

5.6 Comparing Data in Projects	Comparing the active data with the selected data	a>.5-4	
5.7 Copying a Project	<copying data="" destination="" in="" selected="" th="" the="" to<=""><th></th></copying>		
	the active data>	5- 6	
5.8 Adding Data to a Project	<adding active="" comments="" program="" the="" to=""></adding>	5- 8	
5.9 Copying Data within a Project	<copying an="" data="" opened="" project=""></copying>	5- 9	
5.10 Deleting Data in a Project	<deleting an="" opened="" project=""></deleting>		
5.11 Renaming Data in a Project			
5.12 Changing the PLC Type of a Project	<changing a="" acpu="" as="" p="" plc="" qnacp<="" such="" to="" type,=""></changing>	U>5-12	
5.13 Reading GPPQ, GPPA, FXGP(DOS) or FX	GP(WIN) Files		
	<reading data<="" fxgp(dos)="" fxgp(win)="" gppq="" ppa="" th=""><th></th></reading>		
	which is saved in a peripheral device>	5-18	
5.14 Exporting GPPQ, GPPA, FXGP(DOS) or F	XGP(WIN) Files		
	<saving as<="" plc="" program="" td=""><td></td></saving>		
	GPPA/GPPQ/FXGP(DOS)/FXGP(WIN) format>	5-25	
5.15 Displaying Macro References		5-32	
5.16 Starting Multiple Projects	<displaying gppw="" multiple=""></displaying>	5-35	
5.17 Existing GPPW		5-35	
Chapter 6 Creating Circuits	<b>6- 1</b> t	to 6-73	
6.1 Circuit Creation Method			
o. 1 Circuit Creation Method	<describing circuit="" creating="" from<="" methods="" p="" the=""></describing>		
	List Representation, Tool Button,		
	Function Key and Menu Bar>	6_ 1	
6.2 Restrictions on Circuit Creation	i diction key and Mend Bal >		
6.2.1 Restrictions in circuit display window			
6.2.2 Restrictions in circuit edit window			
6.3 Creating and Editing Circuits			
	uctions		
6.3.2 Inputting vertical and horizontal lines			
6.3.3 Deleting incorrect inputs	<deleting a="" and="" coil="" contact=""></deleting>		
6.3.4 Deleting connecting lines	<deleting and="" horizontal="" lines="" vertical=""></deleting>		
6.3.5 Inserting and deleting in circuit blocks	<inserting and="" deleating="" lines=""></inserting>		
6.3.6 Modifying the existing circuit	<modifying a="" and="" coil="" contact="" overwriting=""></modifying>		
6.3.7 Inserting into the existing circuit	<adding a="" and="" circuit="" coil="" contact="" existing="" the="" to="">.</adding>		
6.3.8 Undo the last operation	<undo copy="" cut,="" operation="" or="" paste="" the=""></undo>		
6.3.9 Cutting, copying and pasting circuits	Describing operations in units of coils and	0 0 1	
c.c.c Cutting, copying and pacing chould	circuit blocks>	6-35	
6.3.10 Inserting a line in the cursor-positione	d location		
-	ocation		
6.3.12 Inserting NOPs at a time			
6.3.13 Deleting NOPs at a time			
6.4 Find and Replace			
6.4.1 Finding a device	<finding a="" by="" circuit="" designating="" device="" the=""></finding>		
6.4.2 Finding an instruction	<finding a="" an="" by="" circuit="" designating="" instructing<="" p=""></finding>	5 40	
o. n.z. i mang an mondonon	and device>	6-47	
6.4.3 Finding a step No.	<finding a="" by="" circuit="" designating="" no="" step=""></finding>		
6.4.4 Finding a character string	Finding a statement or note by	5 45	
	designating character>	6-50	
6.4.5 Replacing a device	Replacing a designated device>	6-52	

	B contact to A contact>6-5
6.4.8 Replacing a character string	<replacing a="" by="" character="" designating="" or<="" statement="" string="" th=""></replacing>
	note>6-5
6.4.9 Changing the statement or note type	<changing integrated="" note="" peripheral="" the="" to="">6-6</changing>
6.4.10 Searching for a contact coil	< Indicating the steps and instructions in which the designate
0.4.4.0 1: ( 1: : : : : : :	instruction has been used>6-6
6.4.11 Searching for a device-use instruction	<indicating device="" frequency="" of="" the="" usage="">6-6.</indicating>
6.5 Display	6-6
6.5.1 Displaying comments	<displaying and="" circuit="" comments="" device="" the="">6-6</displaying>
6.5.2 Displaying statements	<displaying and="" circuit="" statements="" the="">6-6</displaying>
6.5.3 Displaying notes	<displaying and="" circuit="" notes="" the=""></displaying>
6.5.4 Displaying device names	<displaying and="" circuit="" device="" names="" the=""></displaying>
6.5.5 Switching circuit and list modes	6-7
6.6 Switching Read and Write Modes	6-7
6.6.1 Switching to read mode	6-7
6.6.2 Switching to write mode	6-7
6.7 Changing T/C Setting Values	<changing a="" and="" at="" counters="" of="" the="" time="" timers="" values=""> 6-7</changing>
Chapter 7 Creating Instruction List	7- 1 to 7-1
7.1 Common Notes on Instruction List Creation	7-
7.1 Common Notes of Institution List Creation 7.2 Creating a Program Instruction list	
<del>-</del>	tion
	rite mode7-
	7- 7- 7-
7.2.4 Deleting the existing program list	
7.2.4 Deleting the existing program list	
7.2.5. Changing the existing program	· · · · · · · · · · · · · · · · · · ·
7.2.5 Changing the existing program	
7.2.6 Inserting NOPs	7-
7.2.6 Inserting NOPs 7.2.7 Deleting NOPs	
<ul><li>7.2.6 Inserting NOPs</li><li>7.2.7 Deleting NOPs</li><li>7.3 Find and Replace</li></ul>	
<ul><li>7.2.6 Inserting NOPs</li><li>7.2.7 Deleting NOPs</li><li>7.3 Find and Replace</li><li>7.3.1 Finding a device</li></ul>	
<ul><li>7.2.6 Inserting NOPs</li><li>7.2.7 Deleting NOPs</li><li>7.3 Find and Replace</li><li>7.3.1 Finding a device</li><li>7.3.2 Finding an instruction</li></ul>	
<ul> <li>7.2.6 Inserting NOPs</li> <li>7.2.7 Deleting NOPs</li> <li>7.3 Find and Replace</li> <li>7.3.1 Finding a device</li> <li>7.3.2 Finding an instruction</li> <li>7.3.3 Finding a step No.</li> </ul>	
<ul> <li>7.2.6 Inserting NOPs</li> <li>7.2.7 Deleting NOPs</li> <li>7.3 Find and Replace</li> <li>7.3.1 Finding a device</li> <li>7.3.2 Finding an instruction</li> <li>7.3.3 Finding a step No.</li> <li>7.3.4 Finding a character string</li> </ul>	
<ul> <li>7.2.6 Inserting NOPs</li> <li>7.2.7 Deleting NOPs</li> <li>7.3 Find and Replace</li> <li>7.3.1 Finding a device</li> <li>7.3.2 Finding an instruction</li> <li>7.3.3 Finding a step No.</li> <li>7.3.4 Finding a character string</li> <li>7.3.5 Replacing a device</li> </ul>	
<ul> <li>7.2.6 Inserting NOPs</li> <li>7.2.7 Deleting NOPs</li> <li>7.3 Find and Replace</li> <li>7.3.1 Finding a device</li> <li>7.3.2 Finding an instruction</li> <li>7.3.3 Finding a step No.</li> <li>7.3.4 Finding a character string</li> <li>7.3.5 Replacing a device</li> <li>7.3.6 Replacing an instruction</li> </ul>	7
<ul> <li>7.2.6 Inserting NOPs</li> <li>7.2.7 Deleting NOPs</li> <li>7.3 Find and Replace</li> <li>7.3.1 Finding a device</li> <li>7.3.2 Finding an instruction</li> <li>7.3.3 Finding a step No.</li> <li>7.3.4 Finding a character string</li> <li>7.3.5 Replacing a device</li> <li>7.3.6 Replacing an instruction</li> <li>7.3.7 Changing an A or B contact</li> </ul>	7
<ul> <li>7.2.6 Inserting NOPs</li> <li>7.2.7 Deleting NOPs</li> <li>7.3 Find and Replace</li> <li>7.3.1 Finding a device</li> <li>7.3.2 Finding an instruction</li> <li>7.3.3 Finding a step No.</li> <li>7.3.4 Finding a character string</li> <li>7.3.5 Replacing a device</li> <li>7.3.6 Replacing an instruction</li> <li>7.3.7 Changing an A or B contact</li> <li>7.3.8 Replacing a character string</li> </ul>	7
<ul> <li>7.2.6 Inserting NOPs</li> <li>7.2.7 Deleting NOPs</li> <li>7.3 Find and Replace</li> <li>7.3.1 Finding a device</li> <li>7.3.2 Finding an instruction</li> <li>7.3.3 Finding a step No.</li> <li>7.3.4 Finding a character string</li> <li>7.3.5 Replacing a device</li> <li>7.3.6 Replacing an instruction</li> <li>7.3.7 Changing an A or B contact</li> <li>7.3.8 Replacing a character string</li> <li>7.3.9 Changing the statement or note type</li> </ul>	7
<ul> <li>7.2.6 Inserting NOPs</li> <li>7.2.7 Deleting NOPs</li> <li>7.3 Find and Replace</li> <li>7.3.1 Finding a device</li> <li>7.3.2 Finding an instruction</li> <li>7.3.3 Finding a step No.</li> <li>7.3.4 Finding a character string</li> <li>7.3.5 Replacing a device</li> <li>7.3.6 Replacing an instruction</li> <li>7.3.7 Changing an A or B contact</li> <li>7.3.8 Replacing a character string</li> <li>7.3.9 Changing the statement or note type</li> <li>7.3.10 Searching for a contact coil</li> </ul>	7
<ul> <li>7.2.6 Inserting NOPs</li> <li>7.2.7 Deleting NOPs</li> <li>7.3 Find and Replace</li> <li>7.3.1 Finding a device</li> <li>7.3.2 Finding an instruction</li> <li>7.3.3 Finding a step No.</li> <li>7.3.4 Finding a character string</li> <li>7.3.5 Replacing a device</li> <li>7.3.6 Replacing an instruction</li> <li>7.3.7 Changing an A or B contact</li> <li>7.3.8 Replacing a character string</li> <li>7.3.9 Changing the statement or note type</li> <li>7.3.10 Searching for a contact coil</li> <li>7.3.11 Searching for an instruction using a device</li> </ul>	7
<ul> <li>7.2.6 Inserting NOPs</li> <li>7.2.7 Deleting NOPs</li> <li>7.3 Find and Replace</li> <li>7.3.1 Finding a device</li> <li>7.3.2 Finding an instruction</li> <li>7.3.3 Finding a step No.</li> <li>7.3.4 Finding a character string</li> <li>7.3.5 Replacing a device</li> <li>7.3.6 Replacing an instruction</li> <li>7.3.7 Changing an A or B contact</li> <li>7.3.8 Replacing a character string</li> <li>7.3.9 Changing the statement or note type</li> <li>7.3.10 Searching for a contact coil</li> <li>7.3.11 Searching for an instruction using a dev</li> <li>7.4 Display</li> </ul>	7
<ul> <li>7.2.6 Inserting NOPs</li> <li>7.2.7 Deleting NOPs</li> <li>7.3 Find and Replace</li> <li>7.3.1 Finding a device</li> <li>7.3.2 Finding an instruction</li> <li>7.3.3 Finding a step No.</li> <li>7.3.4 Finding a character string</li> <li>7.3.5 Replacing a device</li> <li>7.3.6 Replacing an instruction</li> <li>7.3.7 Changing an A or B contact</li> <li>7.3.8 Replacing a character string</li> <li>7.3.9 Changing the statement or note type</li> <li>7.3.10 Searching for a contact coil</li> <li>7.3.11 Searching for an instruction using a der</li> <li>7.4 Display</li> <li>7.4.1 Displaying a device name</li> </ul>	7
<ul> <li>7.2.6 Inserting NOPs</li> <li>7.2.7 Deleting NOPs</li> <li>7.3 Find and Replace</li> <li>7.3.1 Finding a device</li> <li>7.3.2 Finding an instruction</li> <li>7.3.3 Finding a step No.</li> <li>7.3.4 Finding a character string</li> <li>7.3.5 Replacing a device</li> <li>7.3.6 Replacing an instruction</li> <li>7.3.7 Changing an A or B contact</li> <li>7.3.8 Replacing a character string</li> <li>7.3.9 Changing the statement or note type</li> <li>7.3.10 Searching for a contact coil</li> <li>7.3.11 Searching for an instruction using a device</li> <li>7.4 Display</li> <li>7.4.1 Displaying a device name</li> <li>7.5 Switching Read and Write Modes</li> </ul>	7
<ul> <li>7.2.6 Inserting NOPs</li> <li>7.2.7 Deleting NOPs</li> <li>7.3 Find and Replace</li> <li>7.3.1 Finding a device</li> <li>7.3.2 Finding an instruction</li> <li>7.3.3 Finding a step No.</li> <li>7.3.4 Finding a character string</li> <li>7.3.5 Replacing a device</li> <li>7.3.6 Replacing an instruction</li> <li>7.3.7 Changing an A or B contact</li> <li>7.3.8 Replacing a character string</li> <li>7.3.9 Changing the statement or note type</li> <li>7.3.10 Searching for a contact coil</li> <li>7.3.11 Searching for an instruction using a dev</li> <li>7.4 Display</li> <li>7.4.1 Displaying a device name</li> <li>7.5 Switching Read and Write Modes</li> <li>7.5.1 Switching to read mode</li> </ul>	7
<ul> <li>7.2.6 Inserting NOPs</li> <li>7.2.7 Deleting NOPs</li> <li>7.3 Find and Replace</li> <li>7.3.1 Finding a device</li> <li>7.3.2 Finding an instruction</li> <li>7.3.3 Finding a step No.</li> <li>7.3.4 Finding a character string</li> <li>7.3.5 Replacing a device</li> <li>7.3.6 Replacing an instruction</li> <li>7.3.7 Changing an A or B contact</li> <li>7.3.8 Replacing a character string</li> <li>7.3.9 Changing the statement or note type</li> <li>7.3.10 Searching for a contact coil</li> <li>7.3.11 Searching for an instruction using a der</li> <li>7.4 Display</li> <li>7.4.1 Displaying a device name</li> <li>7.5 Switching Read and Write Modes</li> <li>7.5.1 Switching to read mode</li> <li>7.5.2 Switching to write mode</li> </ul>	7
<ul> <li>7.2.6 Inserting NOPs</li> <li>7.2.7 Deleting NOPs</li> <li>7.3 Find and Replace</li> <li>7.3.1 Finding a device</li> <li>7.3.2 Finding an instruction</li> <li>7.3.3 Finding a step No.</li> <li>7.3.4 Finding a character string</li> <li>7.3.5 Replacing a device</li> <li>7.3.6 Replacing an instruction</li> <li>7.3.7 Changing an A or B contact</li> <li>7.3.8 Replacing a character string</li> <li>7.3.9 Changing the statement or note type</li> <li>7.3.10 Searching for a contact coil</li> <li>7.3.11 Searching for an instruction using a dev</li> <li>7.4 Display</li> <li>7.4.1 Displaying a device name</li> <li>7.5 Switching Read and Write Modes</li> <li>7.5.1 Switching to read mode</li> </ul>	7

Chapter 8 Conversion	8- 1 to 8- 1
8.1 Converting an Edit Program	8- 1
8.2 Converting Multiple Edit Programs	8- 1
Chapter 9 Setting Device Comments	9- 1 to 9-37
	W ODDW
	n with GPPW9- 1
	evices
9.1.2 Writing to PLC	9- 4
9.1.2 (1) Writing to ACPU	9- 4
9.1.2 (2) Writing to QnACPU	9- 5
9.1.2 (3) Writing to FXCPU	9- 6
-	heral devices9- 7
9.1.3 (1) Writing a GPPA file	9- 7
9.1.3 (2) Writing a GPPQ file	9- 8
- · · · · · · · · · · · · · · · · · · ·	VIN) file
9.2 Reading from PLC	9-10
9.2.1 Reading from ACPU	9-10
9.2.2 Reading from QnACPU	9-12
9.2.3 Reading from FXCPU	9-13
•	HD9-14
9.3.1 Reading a GPPA file	9-14
9.3.2 Reading a GPPQ file	9-16
9.3.3 Reading an FXGP(DOS) or FXGP(WIN	N) file9-17
9.4 List of Device Comments	9-18
9.5 Common Comments and Comments by Pro	gram9-21
9.6 Creating Device Comments	9-24
9.6.1 Creating device comments on the devi	ce comment edit window9-24
9.6.2 Creating device comments for the crea	ted circuit9-26
9.6.3 Creating device comments after creating	ng a circuit9-27
9.7 Deleting Device Comments	9-28
9.7.1 Deleting all device comments and devi	ce names
·	<clear all="" comment="" data="" edit="" the="" window="">9-28</clear>
9.7.2 Deleting display device comments and	device names
	<clear active="" device="" only="" the="">9-28</clear>
9.8 Setting Comment Types	Changing the common comments type and comments
	by program >9-29
9.9 Setting Comment Ranges•	Setting comment ranges when writing to PLC>•9-31
9.10 Finding and Replacing a Character String	9-36
9.10.1 Finding a character string	<finding a="" by="" character<="" comments="" designating="" device="" p="" the=""></finding>
orror i manig a character canng	to be searched>9-36
9.10.2 Replacing a character string	<replacing by="" character<="" comment="" designating="" device="" td="" the=""></replacing>
5. To.2 Tropiasing a character string	to be replaced>9-37
Chapter 10 Setting Statements and Notes	10- 1 to 10-11
10.1 Statement	<descriptions integrated="" of="" or<="" p="" statement=""></descriptions>
	peripheral statement>10- 1

10.2 Note	Descriptions of integrated statement or pariphoral
10.2 Note	<descriptions integrated="" of="" or="" peripheral<br="" statement="">statement &gt;</descriptions>
10.3 Creating and Deleting Statements	10-
	rcuit edit window10-
	rcuit edit window
. ,	t edit window10-
	st edit window
10.4 Creating and Deleting Notes	
	t edit window10-
	edit window10-
10.4.2 Creating notes in the list edit wi	·
	t window10-1
	t window10-1
( )	
Chapter 11 Setting Device Memory (DW	/R setting) 11- 1 to 11-
11.1 Device Memory	11-
11.2 Device Value Input	11-7
11.3 All Clear	11-
11.3.1 Clearing all devices	11
11.3.2 Clearing all display devices	11-
11.4 Making Fill Settings	<changing a="" at="" designated<="" p="" part="" range="" specified="" the="" time="" to=""></changing>
	device value>11-
11.5 Search and Replace	11-
11.5.1 Search	<searching by="" designating="" device="" the="" value=""> 11-</searching>
11.5.2 Replace	<replacing data="" designated<="" exsisting="" td="" the="" to=""></replacing>
	value>11-
Chapter 12 Setting Device Initialization	Values 12- 1 to 12-
Chapter 13 Setting PLC Parameters	13- 1 to 13-3
13.1 Displaying the Parameter Setup Dialo	og Box13-
13.2 Common Notes on Parameters	
13.3 Comparison Table of Setting Items	13-
PLC Parameters (A Series)	
13.4 Setting the Memory Capacity	<program capacity="" capacity,="" comment,<="" debugging,="" for="" td=""></program>
	Expanded comment capacity, File register capacity and
	memory capacity information>13-
	<wdt an="" and<="" error="" is="" mode="" operation="" setting,="" td="" there="" when=""></wdt>
13.5 Setting PLC RAS	A contract Party contract
13.5 Setting PLC RAS	Annunciator display mode> 13-
<ul><li>13.5 Setting PLC RAS</li><li>13.6 Setting the PLC System</li></ul>	Annunciator display mode>13-

13.10	Setting the PLC System	<timer contacts,="" limit="" remote="" reset,<="" run-pause="" setting,="" th=""><th></th></timer>	
		Outputmode when changing from STOP to RUN, Common	
		pointer NO., Ordinary data processing, Number of empt	•
		slots and system interrupt>13-1	
	Setting PLC Files	13-1	9 -
13.12	Setting PLC RAS	<wdt check,="" error="" mode="" operating="" setting,="" td="" when<=""><td></td></wdt>	
		there is an error, Constant scanning, Annunciator	
		display mode, Break down history and Low-speed	
		program execution time>13-2	22
13.13	Setting Devices	<setting device,="" each="" for="" latch<="" number="" of="" points="" td="" the=""><td></td></setting>	
		ranges and local devices>13-2	24
13.14	Setting Programs	<setting exist<="" more="" or="" programs="" td="" two="" when=""><td></td></setting>	
		in the PLC>13-2	26
13.15	Setting a Boot File	<transferring a="" card="" from="" ic="" memory="" p="" program="" the="" the<="" to=""></transferring>	
		internal RAM in the PLC >13-2	28
13.16	Setting SFC	<setting conditions="" for="" starting="" td="" the="" the<=""><td></td></setting>	
		SFC program>	80
13.17	Making I/O Assignments	13-3	
			•
	Parameters (FX Series)	40.0	
	Setting the Memory Capacity	13-3	
	Setting Devices	13-3	-
	Assigning PLC Names	13-3	_
	Making I/O Assignments	13-3	16
	Setting the PLC System (1)	13-3	37
13.23	Setting the PLC System (2)	13-3	18
Chapte	er 14 Setting Network Parameters	14- 1 to 14-7	3
•			
• Netwo	ork Parameters (A Series)		
14.1 S	etting the Network Screen		5
14.2 S	etting MELSECNET (II) Link Parameters		7
14.2	2.1 Setting the refresh parameter	<set anucpu="" is="" selected="" when=""> 14-</set>	
	- · · · · · · · · · · · · · · · · · · ·	ange14-	9
	- · · · · · · · · · · · · · · · · · · ·	rs14-1	
	3.1 Setting the refresh parameter		
	•	ange (common parameter)14-1	
	•	C to PLC network (administration station)14-1	
		/O setting)14-1	
	• • • • • • • • • • • • • • • • • • • •	14-1	
		ameters	
	aking Settings for Data Links		_
	etting Routing Parameters	14-2i	<b>8</b>
	etting MELSECNET/MINI Parameters 14-3	υ	
<ul> <li>Netwo</li> </ul>	ork Parameters (QnA Series)		
			0
14.9 S	etting the Refresh Parameter	14-3	5
14.9 Se 14.10 S	etting the Refresh Parameter Setting the MELSECNET (II) Network Rang	je14-3	5 7
14.9 Se 14.10 S	etting the Refresh Parameter Setting the MELSECNET (II) Network Rang	14-3	5 7

,

1/11 2 Setting a network range between the	romoto I/Os 14.45	
14.11.2 Setting a network range between the remote I/Os		
· · · · · · · · · · · · · · · · · · ·	Itiplex/parallel remote master station14-50	
	unit	
• • •	on unit	
14.11.2 (5) Setting a standby station unit	14-55	
14.11.3 Setting station-specific parameters		
14.11.4 Setting routing parameters	14-58	
14.12 Setting MELSECNET/MINI Parameters	14-60	
14.13 Setting CC-Link Parameters	14-63	
14.14 Setting Ethernet Parameters	14-67	
14.14.1 Setting the IP address	14-67	
14.14.2 Setting the NET/10 routing information	:	
14.14.2 Colling the NET/10 Todaling information	Communicating to other PLCs through	
	MELSECNET/10>14-68	
14.14.3 Setting the FTP parameter	14-08	
14.14.4 Setting the routing information	14-70	
14.14.4 Setting the routing information	14-72	
Chapter 15 Print	15- 1 to 15-30	
15.1 Setting Up a Printer		
15.2 Setting a Page Layout		
15.3 Previewing a Print Image		
15.4 Printing		
15.5 Setting the Details for Printing		
15.5.1 Creating a title	15-12	
15.5.2 Setting a ladder print range		
15.5.3 Setting a Instruction list print range		
15.5.4 Setting a TC setting value print range	15-17	
15.5.5 Setting a device comment print range	15-18	
15.5.6 Setting a device use list print range	15-20	
15.5.7 Setting a device memory print range	15-21	
	9 15-22	
15.5.9 Setting a PLC parameter print item	15-23	
15.5.10 Setting a network parameter print item	n15-24	
15.5.11 Setting a list of contact coil used	15-25	
15.5.12 Displaying a project contents list	15-26	
15.6 Print Examples		
Chapter 16 Other Functions	16- 1 to 16-29	
16.1 Checking Programs		
16.2 Merging Programs	Connecting several PLC programs to make a single	
	program>16- 3	
16.3 Checking Parameters		
16.4 All-clearing the Parameters	16- 7	
16.5 Transferring ROM Data	16- 8	
"A" series program memory configuration		
	ine	
Program memory configuration of the FX ser  16.5.1. DOM reading, writing, and verification.		
io.b. i hoivi reading, writing, and verification		

16.5.2 Writing to files in ROM format	<saving a="" device="" in="" peripheral=""></saving>	16-17
16.6 Customizing Keys	<allocating format="" function="" gppa="" gppq="" keys="" to=""></allocating>	
16.7 Setting Options	<shift during<="" forward="" program="" setting,="" td="" the="" write=""><td></td></shift>	
	buffer/link memory monitor, setting comment	
	show number>	16-20
16.8 Displaying Multiple Windows		
16.9 Opening a Specific Project Using a Shortcut		
16.10 Starting the Ladder Logic Test Tool		
16.11 Outline of Help Function		
Chapter 17 Connecting a PLC	17-	1 to 17-46
17.1 System Configuration when a PLC is Connec	cted	17- 1
17.1.1(1) Connection from the serial port	Connecting a peripheral devices to A series a	
	series CPU (about converter)>	
17.1.1(2) Connection from the serial port	Connecting a peripheral devices to A series a	
	series CPU (about converter)>	
17.1.2 Connecting from an Interface Board for	•	
	MELSECNET/10 board>	
17.2 Specifying the Connection Destination•	<setting connecting="" destination="">•</setting>	17- 8
· • •	a MELSECNET/10 port	
	an Ethernet board	
17.2.3 Setting method for communication via	CC-Link (AJ65BT-G4)	17-18
17.2.3 (1) When using A series		17-18
17.2.3 (2) When using QnA series		17-20
17.2.4 Setting method for communication via	a computer link module	17-22
17.2.5 Setting method for communication via	a serial communication module	17-24
17.3 Using PLC Read/Write		17-26
<u>-</u>		
17.3.2 Setting the read/write range for device	datadata	17-30
17.3.3 Setting the program reading/writing ran	ge	17-32
17.4 Verifying Data at the Peripheral Device and I		
17.5 Deleting Data in the PLC		
17.6 Changing PLC Data Attributes	<protecting data="" in="" plc=""></protecting>	
17.7 Executing Online Change		
17.7.1 Operating conditions when FXCPU is s	elected	17-45
Chapter 18 Monitoring	18-	1 to 18-29
40.4 M 11.1 10.1 10.1 10.1 10.1 10.1 10.1 10		40.0
18.1 Monitoring, and Stopping/Resuming Monitori	_	
18.2 Monitoring/Stopping Monitoring in All Window		
18.3 Editing Programs During Ladder Monitoring		
18.4 Switching Present Values Between Decimal		
18.5 Batch Monitoring Devices/Buffer Memories		
18.6 Monitoring after Registering Devices	Other than the second	
18.7 Setting Monitor Conditions/Stop Conditions	<start and="" conditions="" monitor="" set="" stop="" with=""></start>	
18.8 Program List Monitor		
18.9 Monitoring the Interrupt Program List		18-20

18.10 Measuring Scan Time	
18.11 Executing Sampling Trace	
18.11.1 Setting execution & status display	
18.11.2 Setting trace data	
18.11.3 Setting trace conditions	
Chapter 19 Debugging Programs	19- 1 to 19-15
10.1 Corning Out a Davisa Tast	Change the present value of the turns hit force
19.1 Carrying Out a Device Test	<change bit="" force<="" of="" p="" present="" the="" turns="" value=""> ON/OFF and word device&gt;</change>
19.2 Carrying Out Partial Operation	Operate steps specified range and stop with
Total Garrying Gut Furnar Operation	set condition>19- 4
19.3 Executing Step Run	<executes by="" designated="" instruction<="" one="" p="" range="" the=""></executes>
Total Excepting Copyright	at a time>
19.4 Setting the Scan Range	<setting operation="" or<="" partial="" td="" the=""></setting>
	step operation of requirement>19-11
19.5 Operating the PLC Remotely	Changing PLC status from GPPW to STEP-RUN> 19-13
Chapter 20 Registering Entry Codes	20- 1 to 20- 5
20.4 Basistaia New Esta Ondo (Observing Est	
20.1 Registering New Entry Codes/Changing Entr	
20.2. Canceling on Entry Code	<registering an="" and="" changing="" code="" entry="" for="" plc=""> 20- 1 Consoling an entry code registered in RLC&gt;</registering>
<ul><li>20.2 Canceling an Entry Code</li><li>20.3 Releasing an Entry Code</li></ul>	<canceling an="" code="" entry="" in="" plc="" registered=""></canceling>
20.5 Releasing an Littly Code	Cheleasing an entry code registered in FLO220-3
Chapter 21 PLC Memory	21- 1 to 21-11
21.1 Clearing the PLC Memory	21- 1
21.1.1 All-clearing on ACPU memory	21-1
	ory21- 3
21.1.3 All-Clearing an FXCPU Memory	21- 5
21.2 Formatting a QnACPU Memory	21-7
21.3 Sorting the QnACPU Memory	<creating a="" area="" free="" memory="" plc="">21- 9</creating>
21.4 Setting for the PLC's Clock	21-10
Chapter 22 Diagnosis	22- 1 to 22-14
00.4 Diamagain with a DLO	00.4
22.1 Diagnosing the PLC 22.1.1 Diagnosing an ACPU	<ul><li>22- 1</li><li>Displaying the key status and fault history of PLC&gt; 22- 1</li></ul>
22.1.1 Diagnosing an ACPU  22.1.2 Diagnosing a QnACPU	<ul> <li>Displaying the key status and fault history of PLC&gt;22-1</li> <li>Displaying the key status and fault history of PLC&gt;22-3</li> </ul>
22.1.3 Diagnosing an FXCPU 22- 5	Cospialing the key status and fault history of PLO222-3
22.2 Diagnosing a Network	<melsecnet(ii, 10)="" diagnosis="" network="">22- 6</melsecnet(ii,>
22.2.1 Monitoring other station information	22- 8
22.2.2 Testing a network	
_	t
	test
Appendices	Appendix- 1 to Appendix-92
	LSECNET(II/10) SystemsAppendix- 1
1.1 Access Range with MELSECNET (II)	Appendix- 1

·		
1.2 Access Range for an A Series Start		·
1.3 Access Range for a QnA Series Sta		• •
Appendix 2 MELSECNET (II/10) Board Acc	_	• • •
2.1 MELSECNET/10 Board		
2.1.1 "A" series start		Appendix- 8
2.1.2 QnA series start		Appendix-10
2.2 Access Range via an Ethernet Boar	rd	Appendix-12
2.3 Access Range via CC-Link (AJ65B	T-G4)	Appendix-15
2.4 Access Range via C24, UC24		Appendix-17
2.5 Access Range via QC24		Appendix-19
Appendix 3 Using Data of Other Application	ns	Appendix-20
3.1 Using Excel Files as Device Comm	ents	Appendix-20
3.2 Using a Word File as a Device Con	nment	Appendix-22
Appendix 4 Restrictions Depending on PLC	C Type Change	Appendix-24
4.1 A series - Changing to the A series		Appendix-24
4.2 Changing Between A Series and Qu	nA Series	Appendix-26
4.3 FX Series Changing to the FX Se	ries	Appendix-28
4.4 A Series Changing to FX Series		Appendix-30
Appendix 5 RS-232C cable setting method		
5.1 RS-232C cable setting method to C		
5.2 RS-232C cable setting method to C	QC24	Appendix-33
Appendix 6 ROM Writer Wiring Examples		
Appendix 7 QnA Series Version Compatibi	- ·	
Appendix 8 Restrictions and Cautions	-	Appendix-37
Appendix 9 Compatibility of Japanese vers	ion,English version	Appendix-45
Appendix 10 GPPW and LLT Operations		Appendix-46
Appendix 11 Notes on FX Series Programm	ming	Appendix-47
11.1 Ladder Monitor Display		Appendix-47
11.2 Handling of Comments		Appendix-50
Appendix 12 Instruction Conversion Lists		Appendix-51
12.1 Instruction Conversion List for A <		• • • •
12.2 A Instruction Conversion List for F	X Series Conversions	Appendix-80

## Appendix 3 Using Data of Other Applications

## 3.1 Using Excel Files as Device Comments

Α	QnA	FX
•	•	•

#### [Purpose]


Uses data created with Excel as device comments.

### [Operating Procedure]

This explanation assumes that you have already started up Excel and GPPW.


(1) Drag the Excel cell and designate the range that will enable it to be used as a comment in GPPW.

#### (Operation in Excel)




- (2) In Excel, select [Edit]  $\rightarrow$  [Copy], or click  $\bigcirc$  ( $\bigcirc$  ( $\bigcirc$  ( $\bigcirc$  trl +  $\bigcirc$ ).
- (3) Click the position where the comment is to be pasted and move the cursor.

(Operation at GPPW)



(4) In GPPW, select [Edit] → [Paste], or click (Ctrl + V) to paste the Excel comment to GPPW.



### 3.2 Using a Word File as a Device Comment

Α	QnA	FX
•	•	•

#### [Purpose]

Uses data created in Word as device comments.


#### [Operating Procedure]

This explanation assumes that you have already started up Word and GPPW.

- (1) Enter the comments in Word.


  After each device comment, press the Enter key to insert a carriage return.
- (2) Drag the created comments and designate the range for their use as GPPW comments.

(Operation in Word)




- (2) In Word, select [Edit]  $\rightarrow$  [Copy], or click  $\bigcirc$  (Ctrl + C).
- (3) Click the location where the comment is to be pasted and move the cursor.

(Operation at GPPW)



(4) In GPPW, select [Edit] → [Paste], or click (Ctrl + V) to paste the Word comment in GPPW.



#### **POINTS**

- When entering device comments, inserting a carriage return between two comments makes one line of the comment table blank.
- When creating comments in Word, if they are entered continuously without carriage returns they are handled as a single comment: always insert carriage returns between individual comments.

## Appendix 4 Restrictions Depending on PLC Type Change

The restrictions on PLC parameters and network parameters when the PLC type has been changed are indicated below.

## 4.1 A series - Changing to the A series

Α	QnA	FX
•	×	×

Ite	m	A Series	QnA Series
		<ul> <li>If the capacity before the change is smaller than the maximum memory capacity of the PLC type changed to, the memory capacity before the change is used.</li> <li>If it is larger than the maximum memory capacity of the PLC type changed to, the maximum memory capacity of the PLC type is used.</li> </ul>	
	Memory capacity	(1) When the change is to a PLC type that cannot create subprograms, subprograms are deleted.	<u>-</u>
PLC parameters		(2) If the program capacity decreases, the number of program steps is cut to match the capacity.	
		If sequence and microcomputer programs exceed the capacity of the PLC type changed to, the microcomputer capacity is set to "0."  For details, see Appendix 1.	
	PLC system	If the same item or range exists at the PLC changed to,	
	PLC RAS	the data before the change is retained.	
·	Device setting	However, if, as a result of the PLC type change, there are devices that cannot be used at the PLC changed to, the	-
	I/O allocations	default is set.  For details, see Appendix 1.	
	MELSECNET		
	MELSECNET II		With the QnA
Network	MELSECNET II		series, the data
parameters	combination	For details, see Appendix 2.	before the change
	MELSECNET/10		is retained.
	MELSECNET/ MINI		
		Devices outside the range of the PLC can be displayed.	
Sequence progran	<b>18</b>	If there are devices outside the range that the PLC can handle, an error occurs if they are written to the PLC without correction.	-

The table shows whether the PLC parameter and network parameter settings are retained as the settings before the change, or returned to their defaults, as a result of the PLC type change.

- : Retain settings before the change
- -: Settings before change are defaults

**Table 1 PLC Parameters** 

						٠														
After the change Before the change	A0J2H	A1FX	A1N	A2N, A2N-S1	A3N	A1S, A1SJ	A1SH, A1SJH	A2S	A2SH	A2C, A2CJ	A2A, A2A-S1	АЗА	A2USH-S1	A2U, A2U-S1, A2US, A2US-S1	A3U	A4U	A2AS-S30	A2AS-S60	A2AS(S1)	A2SH(S1)
A0J2H	•	-	•	•	•	-	•	•	•	-	-	-	-	-	-	-	-	-	Ī -	-
A1FX	-	•	-	•	•	-	•	•	•		-	-	-	-	-	-	-	-	-	-
A1N	•	-	•	•	•	•	•	•	•	-	-	-	-	-	-	-	-	-	-	-
A2N A2N-S1		-	-	•	•	_	•	•	•	-	-	-	· _			-	-	-	-	-
A3N A2SH(S1)	-	-	-	-	•	_	_	_	-	_	-	-	-		ı	i	ı	-	-	•
A1S A1SJ	-	-	-	•	•	•	•	•	•	-	-	-	-	-	ı	1	-	-	-	-
A1SH A1SJH	-	-	-	-	•	-	•	-	•	-	-	-	-	-	-	1	-	-	_	-
A2S	•	-	-	•	•	-	•	•	•	-	ī	-	~	-	ı		ı	-	-	-
A2SH	1	-	-	-	٠	-	• .		•	-	•	-	-	-	-	•	1.	-	-	-
A2C A2CJ	-	-	-	-	-	_	<u>-</u>	-	-	•	-	-	-	-	1	٠.	-		-	
A2A A2A-S1	-	_	_	-	-	-	-	_	-	-	•	•	. •	•	•	•	_	-	-	-
АЗА	-	-	-	-	-	-	-	-	-	-	-	•	•	•	•	•	-	-	-	-
A2U A2U-S1 A2US A2US-S1 A2AS(S1)	-	<u>-</u>	<u>-</u>	-	-	-	-	-	-	-	•	1	•	•	•	•	-	-	•	-
A2USH-S1	-	-	-	-	-	-	-	-	-	-		-	•	•	•	•	-	-	-	-
A3U A2AS-S30 A2AS-S60	-	-	-	-	-	·-	-	-	-	-	•		-	-	•	•	•	•	-	_
A4U		-	-	-	-	-	-		-	-	-	-	-	-	•	•	-	-	-	

**Table 2 Network Parameters** 

CPU Type	Explanation
A0J2H,A1N,A2N,A2N-S1,A3N,A1S,A1SJ,A1SH,A1SJH A2S,A2SH,A2C,A2CJ,A2SH(S1)	All the network parameters between PLCs indicated to the left are retained.
A2A,A2A-S1,A3A	All the network parameters between PLCs indicated to the left are retained.
A2U,A2U-S1,A2US,A2US-S1,A2USH-S1,A3U,A4U A4U,A2AS(S1),A2AS-30,A2AS-60	All the network parameters between PLCs indicated to the left are retained.

If there is even one module among the types A2U, A2U-S1, A2US, A2US-S1, A2USH-S1, A3U, and A4U for which the first network I/O number exceeds the actual I/O range of the PLC changed to, the first I/O numbers are automatically allocated to 0H, 20H, 40H, 60H.

## 4.2 Changing Between A Series and QnA Series

Α	QnA	FX
•	×	×

The effects on the parameter settings when the PLC type is changed from the A series to the QnA series, or from the QnA series to the A series are described below.

	Change 1	from /	A to QnA	Change 1	rom (	QnA to A
Memory capacity	No change	No change				of the PLC NN, SUB1, SUB2, extension rned to their
Latch range	The devices subject B, and W.			default settings.  The devices subjection D, B, and W.		
	A series setting item ranges indicated be		changed in the	QnA series setting the ranges indicate		•
•	A series	$\rightarrow$	QnA series	QnA	$\rightarrow$	Α .
	L '		No change	В		В
1	Extension counters		No change	F		Not subject to change
	Retentive timers		No change	V		Not subject to change
	C latch range		C latch range	Т	$\rightarrow$	Low speed timers
	D latch range		D latch range	ST		Not subject to change
	B latch range	1 .	B latch range	С	Ī	С
	W latch range	1	W latch range	D		D
	Lowest device	1	·	w		W
	number of: Low-speed timers High-speed timers Extension low- speed timers Extension high- speed timers	<b>→</b>	Head of T latch range	[Restrictions when when changing from happen that the chapter	om Qr nange n devi devic	nA to A, it may exceeds the A ice numbers e range, the
	Highest device number of:  Low-speed timers  High-speed timers  Extension low-speed timers  Extension high-speed timers		End of T latch range			
I/O allocation	The set data is used	withc	out change	The set data is use	ed witl	hout change
	Slots 0 to 511 (for AnUCPU)	<b>→</b>	Slots 0 to 63	Slots 0 to 511 (for AnUCPU)	$\rightarrow$	Slots 0 to 63

•	Change f	A to QnA	Chan	ge fr	om QnA to A		
Network parameters	A series	$\rightarrow$	QnA series	QnA series	$\rightarrow$	A series	
MELSECNET (II, /10)	AnACPU,AnNCPU		The set data is used without change. *1			For the network type, MELSECNET master, and	
	AnUCPU	$\rightarrow$	The set data is used without change.			MELSECNET combination master, the QnA series data is used without change.	
	*1 : When changing to QnACPU, make the network module "000 network parameters AnACPU, there is no number".)	he firs H." (I of Ar	st I/O number of the Because in the INCPU and	All QnACPU models (including Q4ARCPU)	<b>→</b>	The network type, MELSECNET master, MELSECNET combination master, and MELSECNET II data are used unchanged as QnA series data.  When changing to AnUCPU, any data set for the items indicated below is deleted. SB → SB and SW → SW refresh in the refresh parameters for MELSECNET/10 (standby station), MELSECNET/10 (multiplex remote master station),	
						MELSECNET (parallel remote master station), MELSECNET/10 (multiplex remote substation), multiplex/10 (parallel remote substation), Ethernet; and CC-	
						Link are cleared.  Apart from these items, the data set with GPPQ is used without change	
MELSECNET/MINI	All settings are retain	ned.		All settings are retained.			
				However, in the event of a line error there is no send status so the setting is deleted.			

# 4.3 FX Series Changing to the FX Series

Α	QnA	FX
×	×	•

		Details
PLC para	Memory capacity	If the maximum capacity of the PLC type changed to is smaller than the maximum capacity of the PLC type changed from, the maximum capacity value is set. If the capacity can be changed, you are prompted to specify the details of the change in a dialog box.
parameters	Comment capacity	If the PLC type changed to is not compatible with this function, it is set to 0 blocks. If it is
ω .	File register capacity	compatible, you are prompted to specify the details of the change in a dialog box
Sequ	ience programs	<ul> <li>If a program in the PLC type changed from includes device numbers and application instructions that are not compatible with the PLC type changed to, the program contents cannot be corrected. Correct to an appropriate program either before the change or after the change. (If the program before the change is transmitted to the programmable controller, a program error occurs.)</li> <li>The excess part of the program after the change is deleted.</li> <li>If an FX0 or FX0S is designated as the PLC changed to, the memory capacity is set to</li> </ul>
		2000 but the part that exceeds the actual number of steps of these programmable controllers - which is 800 - is deleted.
		The device numbers of file registers and RAM file registers are used without change.  After the PLC type change, change them to appropriate device numbers using, for example, a device search.

The table shows the details of changes to each item in FX.FX conversions.

- The settings before the change are retained.
- The defaults of the PLC type changed to are set.
- $\Box$  Changed to this value.
- ★ Change can be designated in a dialog box

Change Type	Memory Capacity	Comment 1 Capacity	File Rregister Capacity	Latch Range	-	Title	PLC mode: Serial Setting	I/O Allocatio ns
FX2N → FXU/FX2C	★ (2000 to 8000)	*	*	0	0	0	•	0
FX2N → FX1	★ (2000 to 4000)	*	● (Block 0)	•	0	0	•	•
FX2N → FX0N	☐ (Set to 2000)	*	*	•	0	0		•
FX2N → FX0/0S	□ (Set to 2000)	● (Block 0)	● ( Block 0)	•	0	•	•	•
FXU/FX2C → FX2N	★ (2000 to 16000)	*	*	0	0	0	•	0
FXU/FX2C → FX1	□ (Set to 2000)	*	• (Block 0)	•	0	0	•	•
FXU/FX2C → FX0N	☐ (Set to 2000)	*	<b>*</b>	•	0	0	•	•
FXU/FX2C → FX0/0S	□ (Set to 2000)	● (Block 0)	● (Block 0)	•	0	•	•	•
FX1 → FX2N	★ (2000 to 16000)	*	*	0	0	0	•	•
FX1 → FXU/FX2C	★ (2000 to 8000)	<b>*</b>	*	0	0	0	•	,•
FX1 → FX0N	□ (Set to 2000)	*	*	•	0	0	•	•
FX1 → FX0/0S	□ (Set to 2000)	● (Block 0)	• (Block 0)	•	0	•	•	•
FX0N → FX2N	★ (2000 to 16000)	* .	*	0	0	0	•	•
FX0N → FXU/FX2C	★ (2000 to 8000)	*	*	0	0	0	•	•
FX0N → FX1	★ (2000 to 4000)	*	● (Block 0)	•	0	0	ě	• .
FX0N → FX0/0S	☐ (Set to 2000)	● (Block 0)	● (Block 0)	•	0	•	•	•
FX0/0S → FX2N	★ (2000 to 16000)	*	*	0	0	•	•	•
FX0/0S → FXU/FX2C	★ (2000 to 8000)	*	*	0	0	•	•	•
FX0/0S → FX1	* (2000 to 4000)	*	• (Block 0)	0	0	•	•	•
FX0/0S → FX0N	0	*	*	0	0	•	•	•

# 4.4 A Series Changing to FX Series

Α	QnA	FX
•	×	• .

		Change from A to FX	Change from FX to A					
PLC	Memory capacity	Made the maximum capacity of the PLC designated as the type changed to						
parameters	File register capacity		Made the default of the PLC designated					
eters	Comment capacity	0 blocks	as the type changed to					
	Network parameters	Cannot be changed since they do not exist at FX.	Made the default of the PLC designated as the type changed to					
Seque	ence program	<ul> <li>is changed to AND M9255, and STL is</li> <li>Instructions that do not exist in the FX</li> <li>For devices changed to M9255/D9255 number as appropriate, e.g. by conductions on FX0, FX0S, FX0N, or FX1 Cl</li> </ul>	the change is deleted.  The same all changed to M9255/D9255. The same all changed to M8255/D8255. The same all changed to OUT M9255. The same all changed to OUT M9255. The same all changed to M9255. The same all changed to OUT M8255. The same all changed to OUT M8255.					
Statement (ladder comment)  Note (coil comment)  Not altered in the change. However, the range that exceeds the capacity is								
	e comments e memory	Not altered in the change. However, devices that do not exist in the PLC changed to, and data that exceed the available range, are deleted.						


### Appendix 5 RS-232C Cable Setting Method to C24, UC24, and QC24

### 5.1 RS-232C Cable Setting Method to C24 and UC24

Α	QnA	FX
•	•	×


• Connection of RS-232C interface

(1) When a 25-pin connector is used in a computer link module



(2) When a 25-pin connector is used in a computer link module

If the connection between the computer link module and the GPPW is made in the manner shown below, designate "without CD terminal check".



**Buffer memory setting** 

CD terminal check (address 10Bh): Without check DTR control (address 11Ah): Yes (C24-S8, UC24)

(3) When an 9-pin connector is used in a computer link module (Example of connection)

Computer Link Module Side		Cable Connection and Signal	External Device Side	
Signal Name	Pin No.	Direction	Signal Name	
CD	1	_	CD	
RD(RXD)	2		RD(RXD)	
SD(TXD)	3		SD(TXD)	
DTR(ER)	4		DTR(ER)	
SG	5		SG	
DSR(DR)	6		DSR(DR)	
RS(RTS)	7		RS(RTS)	
CS(CTS)	8	<b> </b>	CS(CTS)	

Set "without CD terminal check".

(4) When an 9-pin connector is used in a computer link module

(Example of connection)

Computer Link Module Side		Cable Connection and Signal	External Device Side	
Signal Name	Pin No.	Direction	Signal Name	
CD	1	-	CD	
RD(RXD)	2	•	RD(RXD)	
SD(TXD)	3		SD(TXD)	
DTR(ER)	4		DTR(ER)	
SG	5	$\longleftarrow$	SG	
DSR(DR)	- 6	•	DSR(DR)	
RS(RTS)	7		RS(RTS)	
CS(CTS)	8		CS(CTS)	

<sup>\*:</sup> DC code control or DTR/DSR control is enabled by connecting the DTR and DSR signals of the computer link module to an external device as shown above.

### 5.2 RS-232C Cable Setting Method to QC24

Α	QnA	FX
×	•	×

- (1) For large-scale QC24 (N)
  - (a) Example of connection to an external device that allows the CD signal (No. 8 pin) to be turned ON/OFF

_	e QC24 (N) de	Cable Connection and Signal	External Device Side	
Signal Name	Pin No.	Direction (Full-/Half-Duplex Communication)	Signal Name	
FG	1	<b>*</b>	FG	
SD(TXD)	2		SD(TXD)	
RD(RXD)	3	•	RD(RXD)	
RS	4		RS	
CS(CTS)	5		CS(CTS)	
DSR(DR)	6		DSR(DR)	
SG	7		SG	
CD	8		CD	
DTR(ER)	20		DTR(ER)	

DC code control or DTR/DSR control is enabled by connecting the QC24 (N) to an external device as shown above.

(b) Example of connection to an external device that does not allow the CD signal (No. 8 pin) to be turned ON/OFF

Large-scale QC24 (N) Side		Cable Connection and Signal	External Device Side	
Signal Name	Pin No.	Direction (Full-Duplex Communication)	Signal Name	
FG	1	<b>+</b>	FG	
SD(TXD)	2		SD(TXD)	
RD(RXD)	3	•	RD(RXD)	
RS	4	<del></del>	RS	
CS(CTS)	5	] <del></del>	CS(CTS)	
DSR(DR)	6		DSR(DR)	
SG	7		SG	
CD	8		CD	
DTR(ER)	20		DTR(ER)	

DC code control or DTR/DSR control is enabled by connecting the QC24 (N) to an external device as shown above.

- (2) For compact QC24 (N)
  - (a) Example of connection to an external device that allows the CD signal (No. 1 pin) to be turned ON/OFF

Compact QC24 (N) Side		Cable Connection and Signal	External Device Side	
Signal Name	Pin No.	Direction (Full- / Half-Duplex Communication)	Signal Name	
CD	1		CD	
RD(RXD)	2		RD(RXD)	
SD(TXD)	3		SD(TXD)	
DTR(ER)	4		DTR(ER)	
SG	5	•	SG	
DSR(DR)	6		DSR(DR)	
RS(RTS)	7	<del>                                     </del>	RS(RTS)	
CS(CTS)	8	<b>-</b>	CS(CTS)	

DC code control or DTR/DSR control is enabled by connecting the QC24 (N) to an external device as shown above.

(b) Example of connection to an external device that does not allow the CD signal (No. 1 pin) to be turned ON/OFF

Large-scale QC24 (N) Side		Cable Connection and Signal	External Device Side	
Signal Name	Pin No.	Direction (Full-Duplex Communication)	Signal Name	
CD	1		CD	
RD(RXD)	2	-	RD(RXD)	
SD(TXD)	3		SD(TXD)	
DTR(ER)	4		DTR(ER)	
SG	5		SG	
DSR(DR)	6	•	DSR(DR)	
RS(RTS)	7	<u> </u>	RS(RTS)	
CS(CTS)	8	<b>-</b>	CS(CTS)	

DC code control or DTR/DSR control is enabled by connecting the QC24 (N) to an external device as shown above.

### Appendix 6 ROM Writer Wiring Examples

Α	QnA	FX
•	×	•

The wiring of the RS-232C cable that connects a peripheral device and ROM writer is shown here.

Make the cable used for the wiring shown below yourself in accordance with the specifications of the ROM writer to be used.

Periphera	I Device	Cable Connection and Signal	ROM WRITER	
Signal Name	Pin No.	Direction	Pin No.	Signal Name
FG	_		1	FG
SD	3	•	2	SD
RD	2		3	RD
RST	7	•	4	RTS
CTS	8		5	CTS
DSR	6	<b>*</b>	6	DSR
SG	5	$\longleftarrow$	7	SG <sup>*</sup>
DTR	4		20	DTR

An example of wiring of the RS-232C cable that connects a peripheral device and ROM writer is shown here.

If RTS and CTS are not used at the ROM writer side, short RTS and CTS at the peripheral device side.


## Appendix 7 QnA Series Version Compatibility Table

Α	QnA	FX
· ×	•	×


Restrictions apply to each version of QnACPU (with the exception of Q4ARCPU) modules, Ethernet interface modules, and CC-Link system master and local modules with regard to the use of the following functions, which are described in this manual. If the module you are using is the version in the table or a later version, the corresponding function can be used.

Module	PLC	Ethernet	CC-Link
Function	Q2ACPU,Q2AS1CPU,Q3ACPU,Q4 ACPU,Q2AS(H)CPU,Q2AS(H)S1	AJ71QE71(B5), A1SJ71QE71-B2, A1SJ71QE71-B5	AJ61QBT11, A1SJ61QBT11
Local device Monitoring/testing	9707B or later	-	: <del>-</del> .
High-speed communication	9707B or later		-
Ethernet parameters	9707B or later	9707B or later	-
CC-Link parameters	9707B or later	<u>-</u>	9707B or later

: Irrelevant function



\*1: Some compact PLC have the rating nameplate affixed to their left side.



## **Appendix 8 Restrictions and Cautions**

A	QnA	FX
•	•	•

The following is a list of restrictions and cautions to be observed when operating GPPW.

Read these restrictions before attempting GPPW operations.

The symbol "^" is appended to those restrictions in the list that also apply to GPPA/GPPQ.

Items in the list that are marked "<Caution>" are cautions relating to GPPW only.

#### [Interpreting the Lists]

Example:

GPPA •	GPPQ	Indicates that the restriction when using ACPU with GPPW is the same as that which applies when using GPPA.
GPPA  • <caution></caution>	GPPQ	Indicates that the caution when using ACPU with GPPW is the same as that which applies when using GPPA.
GPPA <caution></caution>	GPPQ	Indicates that the caution when using ACPU with GPPW is exclusive to GPPW.

ltem	Restrictions/Cautions	GPPA	GPPQ
Comment reading/writing	When editing comments there is no particular need to set a comment capacity. However, an error is displayed on writing to the CPU if no capacity is found to be set on checking the parameters of the peripheral device.	- <caution></caution>	-
	When extension comments have been designated for a program created with GPPA (valid program setting), when these extension comments are read by GPPW, they are assigned to common comments regardless of the GPPA designation.	- <caution></caution>	-
	When a file created with ACPU or GPPA is written to GPPW, if there is any duplication between the comments for common devices and extension comments, the extension comments take priority and therefore the common device comments cannot be read.	-	<b>.</b>
	When comments created with GPPW are written in GPPA format to the FD or HD of a peripheral device, the comments can be written regardless of the comment capacity in the parameters. The comments can be used when GPPA is started up by carrying out comment memory capacity setting, then reading the comments in the file maintenance mode.	•	
	With GPPW, device comments and device memories can be created within the ranges designated in the parameters, but even after completing writing to the GPPQ format, it may not be possible to write to GPPQ.  In this case the size of the data to be written must be reduced.	_	-
	When second half M comments for main and sub use are read to GPPW, since the range setting is included in S, they are allocated to S.	· <b>-</b>	-

	-	
If X/Y comments 2 are written without range setting at GPPW, reading is carried out in accordance with the X and Y attributes respectively.	_	-
The restriction on sub-system names is up to 10 characters for GPPQ and up to 8 characters for GPPW. On reading subsystem names from GPPQ format, they are shortened to 8 characters. If these subsystem names are written back to GPPQ, they are written as 8 characters.	_ `	
When peripheral statements/notes created with GPPQ are written to a PLC, they cannot be read out with GPPW; they must be read with GPPQ.	-	- <caution></caution>
When comments are written in GPPA format, one of the original files at the GPPA side is deleted. When writing comments 2, comments 1 are deleted; when writing comments 1, comments 2 are deleted.	- <caution></caution>	·
When comments are written to an A1NCPU, if MAIN (program-classified comment) is selected when writing to the PLC, comments F0 to F127 are written unconditionally to the PLC, regardless of range selection. Reading is carried out in the same way.	- <caution></caution>	-
When comments edited as comments 2 at GPPW are written to an ACPU/GPPA format file as comments 1, they are displayed as incorrect characters by GPPA.	- <caution></caution>	ı
When comments are written to an ACPU/GPPA format file, if a two-byte character starts at the 16th character (for comments 2)/15th character (for comments 1), writing is carried out with the 16th/15th character left blank.	<u>-</u>	_
When using a memory cassette larger than A3MCA-18, if the total capacity - excluding extension comments - set in capacity setting in the parameters exceeds 144 K bytes, when the extension comments are written it may not be possible to write the second half. In this case the first half 1024 points must be divided into 64-point units.	•	, <del>-</del>
When local device or latch clear key valid/invalid designations are made in the parameters, set a range in device setting.	-	•
When file registers are set, a file register capacity must be set in the parameters.	•	-
When parameters for which no settings have been made with GPPA, or whose parameter screens have been opened in GPPA but then closed with "END" without making any settings, are verified - in GPPA - against GPPW parameters set in the same way, a verification mismatch may occur.  The mismatch occurs due errors, for example, in the initial value data of blank items, but there is no difference in operation when the parameter data is written to a PLC and executed, so there is no problem in actual use.	-	-
When file registers are designated in the MELSECNET/10 refresh parameter settings, a capacity setting must be made for file registers in the memory capacity settings.	•	_
Since MELSECNET/10 network parameters store the time at which the parameter settings were made with GPPW, when network parameters are verified between GPPA/GPPQ and GPPW, the result my be a setting time mismatch even if the set data matches.	- <caution></caution>	•
If MELSECNET/10 (multiplex remote master) or MNET/10 (parallel remote master) is set for four modules in the network parameters and these settings are written in GPPQ format and verified against the same parameter settings in GPPQ, a verification error will occur.  Since the parameters themselves are correct, there is no problem in actual	-	
	carried out in accordance with the X and Y attributes respectively.  The restriction on sub-system names is up to 10 characters for GPPQ and up to 8 characters for GPPW. On reading subsystem names from GPPQ format, they are shortened to 8 characters. If these subsystem names are written back to GPPQ, they are written as 8 characters.  When peripheral statements/notes created with GPPQ are written to a PLC, they cannot be read out with GPPW; they must be read with GPPQ.  When comments are written in GPPA format, one of the original files at the GPPA side is deleted. When writing comments 2, comments 1 are deleted; when writing comments 1, comments 2 are deleted.  When comments are written to an A1NCPU, if MAIN (program-classified comment) is selected when writing to the PLC, comments F0 to F127 are written unconditionally to the PLC, regardless of range selection. Reading is carried out in the same way.  When comments edited as comments 2 at GPPW are written to an ACPU/GPPA format file as comments 1, they are displayed as incorrect characters by GPPA.  When comments are written to an ACPU/GPPA format file, if a two-byte character starts at the 16th character (for comments 2)/15th character (for comments 1), writing is carried out with the 16th/15th character left blank.  When using a memory cassette larger than A3MCA-18, if the total capacity excluding extension comments -set in capacity setting in the parameters exceeds 144 K bytes, when the extension comments are written it may not be possible to write the second half. In this case the first half 1024 points must be divided into 64-point units.  When local device or latch clear key valid/invalid designations are made in the parameters, set a range in device setting.  When file registers are set, a file register capacity must be set in the parameters.  When parameters for which no settings have been made with GPPA, or whose parameters set in the same way, a verification mismatch may occur.  The mismatch occurs due errors, for example, in the initial value data	carried out in accordance with the X and Y attributes respectively.  The restriction on sub-system names is up to 10 characters for GPPQ and up to 8 characters for GPPW. On reading subsystem names from GPPQ format, they are shortened to 8 characters. If these subsystem names are written back to GPPQ, they are written as 8 characters.  When peripheral statements/notes created with GPPQ are written to a PLC, they cannot be read out with GPPW; they must be read with GPPQ.  When comments are written in GPPA format, one of the original files at the GPPA side is deleted. When writing comments 2, comments 1 are deleted; when writing comments 1, comments 2 are deleted.  When comments are written to an A1NCPU, if MAIN (program-classified comment) is selected when writing to the PLC, comments F0 to F127 are written unconditionally to the PLC, regardless of range selection. Reading is carried out in the same way.  When comments edited as comments 2 at GPPW are written to an ACPU/GPPA format file as comments 1, they are displayed as incorrect characters by GPPA.  When comments are written to an ACPU/GPPA format file, if a two-byte character starts at the 16th character (for comments 2)/15th character (for comments 1), writing is carried out with the 16th/15th character left blank.  When using a memory cassettle larger than A3MCA-18, if the total capacity excluding extension comments - set in capacity setting in the parameters exceeds 144 K bytes, when the extension comments are written it may not be possible to write the second half. In this case the first half 1024 points must be divided into 64-point units.  When parameters set a range in device setting.  When file registers are set, a file register capacity must be set in the parameters, set a range in device setting.  When file registers are designated in the MELSECNET/10 refresh parameter settings and with gerbw, then network parameter data is written to a PLC and executed, so there is no problem in actual use.  When file registers are designated in the MELSECNET/10 r

Item	Restriction	ons/Cautions	GPPA	GPPQ
		rs" and "link parameter constant scan (GPPA trameters, this is the same as settings of "0 trameters.	_	<u>-</u>
	When the device settings are changed, t written to the PLC must be written again:		_	•
	Sequence programs, SFC programs, mo device initial values.			
•	With regard to PLC data reading of the n			
Paramete r settings	When parameters are set (with parameters are read.	ritten) in the PLC, the written	-	•
·	When parameters have not module mounting status deta	been set in the PLC, the actual link ected by the PLC is read.		
		eated with SW0/IVD-GPPQ or SW1NX/IVD		
	is executed, a "parameter mismatch" ma If this happens, first read the parameters	T	-	, •
	parameters again.	with GW2/WB-Gi 1 Q, then write the		
	To create a subsequence, a capacity of 2 mode.	2K or more must be set in the parameter	•	-
	If a PLC type change is made to a PLC ty subprograms, subprograms are deleted.	ype that does not allow the creation of	- <caution></caution>	-
	GPPA format file and read with GPPA, in	ter changing the PLC type, out-of-range cannot be written. When data is written to a struction code abnormalities are displayed.  a GPPQ format file and read with GPPQ.	. <b>-</b>	-
	If the PLC type is changed in the network parameters before the change are retained	system shown below, all the network		
**	However, in the case of AnUCPU, if there			
	network I/O number exceeds the actual I/O range of the PLC type changed to, the			_
	are four modules).	ted to 0H, 20H, 40H, 60H (assuming there		,
	(Where A4U changes to A3U, A4U change	-	•	:
Change	For changes between network systems, t	he changes are to the defaults.		
PLC	Network system	PLC system		
type		H system, A1N system, A2N system, A3N		
		n, A1S system, A1SH system, A2S		
	1	n, A2SH system, A2C system		
	AnA systems A2A s	ystem, A3A system		
	AnU systems A2U s	system, A2USH-S1 system, A3U system, system		
	If microcomputer programs cannot be accompade, all microcomputer programs are de		-	-
	If the capacity before the change is small type changed to, the memory capacity is	er than the maximum capacity of the PLC set as that before the change.		
	the memory capacity is set as the maximi	capacity of the PLC type to be changed to, um memory capacity of the PLC type	•	<i>,</i> -
	changed to.			

Item	Restrictions/Cautions	GPPA	GPPQ
	If the program capacity decreases, the programs are curtailed at the number of steps equivalent to the reduced capacity. (If this curtailment occurs part way through a ladder program, the entire block is eliminated.)	-	· -
	If the sequence programs + microcomputer programs exceed the capacity of the PLC type changed to, the microcomputer program capacity is set to 0.	-	1
Chan ge PLC	<ul> <li>To execute "PLC read" when connected to a CPU that is not in the PLC type list, carry out a PLC type change as follows.</li> <li>When connecting to A1SCPU with a PLC type other than A1S at the GPPW side, read by changing the PLC type to A2N.</li> </ul>	-	<u>-</u>
type	When a PLC type change is executed, if there are devices that cannot be used at the PLC after the change, that range of devices is automatically deleted. (For the "A" series, this includes device comments.)	•	-
	When a PLC type change is executed, if a setting that exceeds the maximum device range for the PLC after the change is made, the setting is automatically changed to the maximum possible.  (For the "A" series, this includes device comments.)	•	-
PLC type	A connected CPU that does not support A1, A2, or A3 is recognized as AnN but cannot be used.	-	-
	The ladder block has 24 lines of parallel contacts and line insertion is not possible.	-	•
	The line return destination and source must have the same number. The same number cannot be used more than once.  The line return numbers must be serial numbers. It is not possible to insert a ladder	•	•
	between the line return source and destination.		
	If the contacts/coils to be overwritten straddle multiple contacts, ladder input is not possible.	_	•
	Inserting a contact in the first row does not make it possible to make an insertion at a line return.  If a vertical line that crosses an instruction is drawn, conversion will not be possible.	_	•
Ladd er	In a ladder block with two or more lines where an instruction cannot be accommodated on one line, you must create a line return and input the instruction on the next line.	-	-
input	Enter When ladder information has been read into the key-in data field by pressing the [Enter] key, the cursor cannot be moved.	-	
	The maximum number of instruction and device characters that can be written at one contact is eight. If the total number of characters is more than this, multiple rows must be used.		-
	If a vertical line that crosses a statement is drawn, a conversion error occurs on attempting conversion.	_	•
	A CHG instruction input check is not performed on programs of PLCs that do not allow the creation of subprograms, such as A2ACPU and A2UCPU.  When the PLC is set to RUN an error occurs.	- <caution></caution>	-
	When online change is executed with respect to an A4UMCA-128E memory cassette, the transmission may take several minutes. During the transmission, operation continues in accordance with the program before the change. After the transmission, sequence processing stops for a maximum of 2 seconds.	•	-
Onlin e	When online change is executed with respect to an A3NCPU, the CHG instruction is automatically disabled. On completion of conversion, the CHG instruction is executed.	•	_
chan ge	During online change, RUN/STOP/PAUSE/STEP RUN key switch operations are prohibited.	•	•
	If there is a pulse instruction in the program to be written, the PLC does not execute this instruction after the PLC write operation. It is executed after its execution condition changes from OFF to ON.	•	•

ltem	Restriction/Note	GPPA	GPPQ
Import file	Depending on the GPPA, there are versions that cannot be selected although the same model name exists in the PLC type list.  If the PLC type is not represented with GPPA, change to a PLC type that is represented with GPPA (at GPPW) and then write the data.  Example:  GPPW side  Create with A2U □ change to A2A  SWOSRXV-GPPA side write in GPPA format  Treated as A2A	-	. <del>-</del>
/Export	Since they are not represented in the PLC type list at the GPPA side, files created with models such as A3HCPU cannot be read with GPPW. (It is not possible to read or write files of incompatible PLCs.)	-	-
	When a GPPA/GPPQ format program that contains an END instruction part way through is read to GPPW, the part of the program up to the END instruction is read. The part after the END instruction is not read.	<del>-</del>	-
	On reading a device memory from ACPU/GPPA format with GPPW, the information of the preceding coils of T/C devices is not read out, and consequently when the data is written again to ACPU/GPPA format and verified at GPPA, a preceding coil mismatch occurs.	-	-
	When a forced set/reset operation is executed while the PLC is in the RUN state, program execution at the PLC is given priority.	•	•
Device test	When an input (X) is forcibly reset, the PLC operates as though it were ON even if program input is OFF. If a process input is ON the PLC will process it as ON even if a forced reset is executed.	•	•
	The local device test requires a range to be set in the parameters in advance.		•
	Even if the present value is set to a smaller value than the set value after time up of a timer or counter, the time up status is retained.	•	•
	When a ladder with peripheral statements is written to a PLC, the statements are not written to the PLC, and the ladder must therefore be stored in the HD.	• <caution></caution>	<caution></caution>
PLC write/read	When the PLC read dialog box is opened again after writing a ladder to the PLC and displaying the list, and then using another programming tool (GPPW/GPPA/GPPQ, etc.) to, for example, delete PLC data, the contents of the data list may differ from the current status of the PLC data.  In this case the list must be updated.	<u>-</u> '	-
	When communicating with a PLC, no distinction is made between A2US(S1)CPU and A2U(S1)CPU, and therefore access to a CPU when using an A2US(S1)/A2U(S1) is dealt with as access to A2U(S1)CPU.	-	-
PLC communi cation	PLC communication is not possible with a GPPW started up.  PLC communication is possible with one of these only, under the conditions indicated below.  • When GPPW is used, check if there is a system (control panel) COM port. If there is not, one must be registered. In this state, PLC communication using GPPA/GPPQ is not possible.  • When using GPPA/GPPQ, eliminate the system (control panel) COM port. In this state, PLC communication using GPPW is not possible.  • PLC communication with respect to A2USH-S1 with two GPPWs started up is not possible.	- -	-
	GPPW GPPW A2USH-S1		

Item	Restriction/Note	GPPA	GPPQ
	When a TC set value change is applied twice, the change is made to the first set value. If there is a duplicated set value change, the program contents must be checked in a program data check.	-	-
TC set value	Since GPPA allows reading/writing of T/C set values alone, there are T/C set values that are not used in the program.  Since GPPW only reads and writes set values for T/C values that exist in the program, set values that do not exist in the program cannot be handled.	-	-
•	(When T/C set values are read and written, unused T/C set values at an ACPU are deleted.)		
	T/C set values used in SAP2 are not handled by GPPW and they are therefore cleared to 0 when written to an APC/GPPA format file.	-	
	Data is not printed and displayed in accordance with PAGEn (the designated No. becomes the printed page number).	_	-
Printing	GPPA/ACPU print titles are not read/written.	_	-
	Since #CPU# prints the data for the CPU type from the designated position, if the CPU type exceeds 5 characters, blanks must be created at the rear.	-	-
File reading/writing	For file reading/writing with respect to a GPPA that does not allow selection of the same PLC model name, the PLC is treated as a PLC type within the range supported by the GPPA.	-	-
	Reading/writing to files created with SW0S is not possible.	-	-
	Notes cannot be created for instructions that straddle multiple lines.	-	-
	Notes cannot be created for dedicated instructions.		-
Note creation	If the coil associated with a note is deleted, the note is also deleted.	-	• <caution></caution>
1	The note of the first coil in a ladder block is made to correspond to the first step of the ladder block. Other notes are written to the steps of individual coils.		-
	It is not possible to search for character strings in comments and device names in the ladder display window. (This is possible for notes and statements only.)	1	• ,
Find/Replace	When the device with the searched device name has both common and program-specific device name settings, the comment reflection destination/reference destination in the options is not followed.	<u>.</u>	-
	When an online change setting is made for a write conversion setting, the find/Replace menu cannot be selected.	-	•
-	P/I statements that are not used in a program with GPPA are not written to GPPW.	-	1
	When multiple P,I statements have been created for the same P,I with GPPW, the first P,I statement encountered is written in GPPA format. The other, redundant, P,I statements are not written.	-	-
Statements/notes	When line statements/notes are created other than at the head of a ladder block with GPPA, statements at steps part way through a block are not written to GPPW.		
	If a note is allocated to the first step of a ladder block, it is read in association with the first coil of the ladder block.	. <b>-</b>	-
·	For other notes, if the step they are assigned to is a coil, they are read in association with that coil.		

ltem	Restriction/Note	GPPA	GPPQ
Use of other	It is not possible to communicate with a PLC while using GPPA/GPPQ at the same port. Either use a different port or quit GPPA/GPPQ (close the DOS prompt too), before using the port.	•	<u>-</u>
packages at the same port	When using the Windows version of, for example, SW[]NIW-GOT800P, simultaneous access to the same port is not possible.  Communication with one of the packages only is possible.	-	•
Step execution/	After the set break condition has been satisfied, the PLC breaks operation after running for several steps.	-	•
Partial execution	Step run via A7BD-J71AP21/AR21 is only possible with A2ACPU and A3ACPU.	•	-
Fault history	If storing the fault history file at a location other than the internal RAM, use the drive name and file name.	-	•
Video card	When using an S3 TRIO64V+ video card, the display may not be normal; in this case "none" must be set for "hardware accelerator" in the graphics detailed setting dialog box.	-	-
Ladder	Out-of-range devices can be displayed in the ladder display. However, an error occurs if an out-of-range designation is made in ladder editing. Out-of-range devices can be checked in the program check.	<b>-</b>	• <caution></caution>
display	For an illegal ladder that has no MPP corresponding to MPS, a ladder error is displayed by GPPA, but GPPW displays the ladder, treating this as a ladder creation fault.	-	-
Processing at GPPW	When operations that take some time, such as PLC memory clear, are executed, it may not be possible to redisplay the GPPW display, or the operation of another application may be held up.	<u>-</u>	-
Device memory clear	Since latch clear/non-clearance follows the latch range of the PLC parameters of the project that is currently opened at the personal computer, if there is a discrepancy between the parameters stored in the CPU and the latch range, the latch range may be cleared even if latched devices are designated as not included in the range for clearance.	<u>-</u>	- /
Writing to a memory cassette	When using an A4UMCA-*E EEPROM, the memory setting switch must be set to the ROM side.	•	
Device name registration	With GPPA, the first 8 characters of a comment are input as the device name, but with GPPW the device name must be registered. Similarly, when printing with device names, the device names must be registered.	· <b>-</b>	-
Starting the initialization file	The maximum number of windows that can be automatically opened by starting program restart or initialization files is 20.	- -	-
Instruction input by device name	When instructions are input in a ladder by using device names (LD, 'LS11), they are input by searching for the device that corresponds to the device name from the comment data, but when the same device name is set more than once, the device found first in the search is used.	-	-
Short cut keys	Numeric keys cannot be used as shortcut keys.	-	~
Windows	Up to ten monitor windows (ladder monitor, registration monitor, etc.) can be displayed. When more than one GPPW is started up, up to ten windows can be used with each GPPW.	, -	-

ltem	Restriction/Note	GPPA	GPPQ
Windows task bar	When GPPW is started up while "Always on Top" or "Auto hide" is not specified in the property settings of the Windows task bar, nothing can be displayed in front of the task bar.		_
	To display in front of the task bar, set " Always on Top " or " Auto hide " for the task bar.		
Parameter mismatch	When the same data as parameter data written in GPPA format is created with GPPA, there may be a mismatch in the data contents.	<b>-</b> .	-
	However, both are correct as parameters and can be used without problems.		
Memory capacity setting	When A1NCPU is selected with GPPA, the default for the comment capacity in memory capacity setting is 64K bytes, but the GPPW default for comment capacity is 0K bytes.	-	ı
Window No.	When the device batch monitor, registration monitor, or buffer memory batch monitor window is opened, the window whose number is one higher than the window last opened is displayed.	-	•
	Even if you close the open window and open another one, the number of the window opened last is counted up.		
Compare	If verification is executed when there is an END instruction part way through the program in the PLC, the part of the program up to the END instruction is verified.	-	-
Duplicate coil result display	The duplicate coil check result display displays details of the step positions where duplicate coils were found in a search from the head of the program.	-	-
About access to remote I/O	When a cable is connected to a master station/control station/remote I/O and remote I/O is designated, communication is not possible. A master station/other station that is not remote I/O must be designated.	<del>-</del>	-
Printing	When printing with device names, device comments and contact use destinations appended on the right, characters in the final line of device comments may be missing, depending on the printer.  This problem can be avoided by making the left and right margins smaller in	-	-
	page setting.		
	When printing a large quantity of data, set the printer spool setting to "send printing data directly to the printer."	í	ı
Monitoring	When ladder monitoring is executed after setting a monitor condition and monitor stop condition, it is not possible to carry out device test/batch/registration monitoring, or PLC diagnosis.	-	
Personal computer	Depending on the personal computer, the GPPW may be sent incorrect information on the remaining capacity of the main memory, leading to problems with starting and operation.  In this case, you must close other applications and increase the free memory area.	•	
Import file (reading immediately after starting GPPW)	This applies to A series. When a project has been created at the reading destination PLC type and the data is read (the status is "project name not set"), comments are read in accordance with the comment range at the GPPA side.	-	-
Monitoring with Ethernet	It is not possible to simultaneously monitor with another GPP via an Ethernet connection.	•	n <u>-</u>
Open project	Read-only and write-protected (e.g. FD) projects cannot be opened.  When a project which was saved when displayed in a large GPPW window on a personal computer with high resolution is opened on a low-resolution personal computer, it may be displayed at the original large window size and project off the screen.  Projects that are saved in their maximized state present no problem.	-	- -

## Appendix 9 Compatibility of Japanese version, English version

English version GPPW, ladder logic test tool (LLT) are enable only when the GPPW,LLT is used in combination with the English version GPPW,LLT. It is not possible to use the English version GPPW, LLT with the Japanese version GPPW,LLT.

### Appendix 10 GPPW and LLT Operations

The version combinations when the logic test function (LLT) is used with GPPW are indicated below.

		GPPW
		SW2D5-GPPW-E
Logic test function (LLT)	SW2D5- LLT-E	•

English version GPPW, ladder logic test tool (LLT) are enable only when the GPPW,LLT is used in combination with the English version GPPW,LLT. It is not possible to use the English version GPPW, LLT with the Japanese version GPPW,LLT.

### Appendix 11 Notes on FX Series Programming

The points to note when programming with the FX series are given here. For general points of difference and notes, see Section 1.3.

### 11.1 Ladder Monitor Display


A	QnA	FX
×	×	•

The differences between the FXGP(DOS)/FXGP(WIN) monitor display and GPPW monitor display are indicated here.

Differences in monitor display of PLS and PLF instructions
 In GPPW, the GPPW format display method is set as the default, but if the
 "PLSPLF instruction ladder monitor" check box in the [Tools] → [Options]
 coprogram common>> sheet is checked, display is in the FXGP(DOS) or
 FXGP(WIN) format. Whichever display is selected, there is no effect on the
 actual operation of FXCPU.

Example: Comparison of monitor displays according to setting contents

(1) Monitoring PLS instructions




Actual ON OFF


Actual ON OFF

Actual ON OFF


PLS M0 ON display window OFF








- Differences in monitoring OUT T and OUT C instructions
   The OUT coil monitor display on resetting timer and counter present values is different when using the "A" series or QnA series than it is when using the FX series.
  - Display when using the "A" series or QnA series



When RST CO is driven with X3 ON, the present value of C0 is reset and the display of OUT CO is also turned off.




When RST CO is driven with X3 ON, the present value of C0 is reset but the display of OUT CO remains unchanged. (ON display continues until the drive contact of OUT CO goes OFF.)

### 11.2 Handling of Comments

Α	QnA	FX
×	×	•

- With FXGP(DOS), a distinction is made when entering comments: comments written in the PLC are called "comments 1", and comments held only at the peripheral device side are called "comments 2."
   With GPPW, all comments are managed as device comments, and the distinction between comments 1 and comments 2 does not exist.
   When device comments are written to a PLC, a comment capacity must be secured in "PLC parameter setting" (see Section 13.18), and the comment range among the device comments to be written to the PLC must be set in "comment range setting" (see Section 9.9.)
- Comments of up to 16 characters can be written to a PLC, but some models, such as FXGP(DOS) and A6GPP, can only handle up to 15 characters, which means that the 16th character cannot be displayed. When comments are used in common, enter device comments of up to 15 characters (see Section 9.1.2(3)).



### Appendix 12 Instruction Conversion Lists

### 12.1 Instruction Conversion List for A <-> QnA Conversions

Α	QnA	FX
•	•	×

 $A \leftrightarrow QnA$  conversions will not be successful under the following conditions: in these cases make the necessary correction after executing the conversion instruction by referring to the following lists.

The instruction conversion list for conversions from A to QnA is given in pages 51 to 66. The instruction conversion list for conversions from QnA to A is given in pages 67 to 79. The indications \*, \*1, \*2, \*3, \*4, \*5, \*6, and \*7 in the lists refer to sources and destinations.

#### Device correspondence table for A → QnA conversions

A Series	QnA Series	Remarks
М	М	
M9000 to	SM1000 to	
L	L	
F	F	
S	М	
Х	х	
Υ	Υ	
В	В	
D	D	
D9000 to	SD1000 to	
A0, 1	SD718, 719	
R	R	
W	W	
Т	T, ST	ST is governed by the parameter settings
, <b>C</b>	C	

### Device correspondence table for $A \rightarrow QnA$ conversions (continued)

A Series	QnA Series	Remarks
Р	Р	If out-of-range, the instruction becomes OUT SM1255
	I .	If out-of-range, the instruction becomes OUT SM1255
N	N	If out-of-range, the instruction becomes OUT SM1255
K	K	
H	Н	
ии	u u	Character strings are handled
Z, Z1~Z6	Z0~Z6	
K	К	
V, V1~V6	Z7~Z13	

Devices that contain out-of-range device parts or extension parts are changed to SM1255 if bits and SD1255 if words.

#### Converting "A" standard instructions to QnA series:

A Series	QnA Series	Remarks
	OUT T* *2	
OUT T* *2	OUT ST* *2	
	OUT C* *2	H(OUTH) and ST are governed by the parameter
	OUTH T* *2	settings
OUT C* *2	OUTH ST* *2	
	OUTH C* *2	·
SUB *1	OUT SM1255	A dedicated instructions are excepted.
CHG	OUT SM1255	
SUM *1	SUM *1 SD718	
DSUM *1	DSUM *1 SD718	
ASC *1 *2	OUT SM1255	
LRDP *1 *2 *3 *4	OUT SM1255	
LWTP *1 *2 *3 *4	OUT SM1255	
RFRP *1 *2 *3 *4	OUT SM1255	
RTOP *1 *2 *3 *4	OUT SM1255	

### Converting "A" standard instructions to QnA series:

A Series	QnA Series	Remarks
LEDA *1	OUT SM1255	"A" dedicated instructions are excepted.
LEDB *2	OUT SM1255	"A" dedicated instructions are excepted.
CHK *1 *2	OUT SM1255	
STC	OUT SM1255	
CLC	OUT SM1255	

# Converting structured program dedicated instructions to QnA series: Refer to the QnACPU Programming Manual (Common Instructions) (for AnACPU/AnUCPU)

A Series	QnA Series	Remarks
LEDA(LEDB) IX	OUT SM1255	
LEDC *1	LEDC *1	Section 7.6.9
LEDR	LEDR	Index qualification of entire ladder
LEDA IXEND	OUT SM1255	
LEDA/LEDB BREAK	OUT SM1255	
LEDC *1	LEDC *1	Section 7.6.2
LEDC *2	LEDC *2	Forced end of FOR to NEXT
LEDR	LEDR	instruction loop
LEDA/LEDB FCALL	OUT SM1255	Continu 7.0 5
LEDC *1	LEDC *1	Section 7.6.5
LEDR	LEDR	Sub-routine program output OFF calls
LEDA CHK	OUT SM1255	Section 7.10.1
		Special format failure checks
LEDA CHKEND	OUT SM1255	Section 7.10.2
		Changing check format of CHK
		instruction

#### Converting character string processing instructions to QnA series (for AnACPU/AnUCPU)

A Series	QnA Series	Remarks
LEDA/LEDB SCMP	OUT SM1255	
LEDC *1	LEDC *1	Continue C 1 4
LEDC *2	LEDC *2	Section 6.1.4
LEDC *3	LEDC *3	Character string data comparisons
LEDR	LEDR .	

### Converting instructions for file registers to QnA series (for AnACPU/AnUCPU)

A Series	QnA Series	Remarks
LEDA/LEDB RSET LEDC/SUB *1 LEDR	OUT SM1255 LEDC *1/OUT SM1255 LEDR	Section 7.14.1 Switching file register numbers
LEDA/LEDB BMOVR LEDC *1 LEDC *2 LEDC/SUB *3 LEDR	OUT SM1255 LEDC *1 LEDC *2 LEDC *3/OUT SM1255 LEDR	Section 6.4.5 Block 16-bit data transfers
LEDA/LEDB BXCHR LEDC *1 LEDC *2 LEDC/SUB *3 LEDR	OUT SM1255 LEDC *1 LEDC *2 LEDC *3/OUT SM1255 LEDR	Section 6.4.8 Block 16-bit data exchanges
LEDA/LEDB ZRRD	OUT SM1255	Section 7.18.3  Direct 1-byte read from file register
LEDA/LEDB ZRWR	OUT SM1255	Section 7.18.4 File register direct 1-byte write
LEDA/LEDB ZRRDB	OUT SM1255	Section 7.18.3  Direct 1-byte read from file register
LEDA/LEDB ZRWRB	OUT SM1255	Section 7.18.4 File register direct 1-byte write

### Converting instructions for data link to QnA series (for AnACPU/AnUCPU)

A Series	QnA Series	Remarks
LEDA/LEDB LRDP SUB *1 LEDC *2 LEDC *3 SUB *4 LEDC *5 LEDR	OUT SM1255 OUT SM1255 LEDC *2 LEDC *3 OUT SM1255 LEDC *5 LEDC *5	Section 8.3.2 Reading device data from local stations (MELSECNET)
LEDA/LEDB LWTP SUB *1 LEDC *2 LEDC *3 SUB *4 LEDC *5 LEDR	OUT SM1255 OUT SM1255 LEDC *2 LEDC *3 OUT SM1255 LEDC *5 LEDR	Section 8.3.4 Writing data to devices at local stations (MELSECNET)
LEDA/LEDB RFRP SUB K/H* SUB *1 LEDC *2 SUB *3 LEDC *4 LEDR	OUT SM1255 OUT SM1255 OUT SM1255 LEDC *2 OUT SM1255 LEDC *4 LEDR	Section 8.3.5 Reading data from a remote I/O station special function module (MELSECNET)
LEDA/LEDB RTOP SUB K/H* SUB *1 LEDC *2 SUB *3 LEDC *4 LEDR	OUT SM1255 OUT SM1255 OUT SM1255 LEDC *2 OUT SM1255 LEDC *4 LEDR	Section 8.3.6 Writing data to special function modules of remote I/O stations (MELSECNET)
LEDA/LEDB ZCOM LEDC/SUB *1 LEDR	OUT SM1255 LEDC *1/OUT SM1255 LEDR	Section 8.1.1 Network refresh
LEDA/LEDB ZNRD SUB K/H* SUB *1 LEDC *2 LEDC *3 SUB *4 LEDC *5 LEDR	OUT SM1255 OUT SM1255 OUT SM1255 LEDC *2 LEDC *3 OUT SM1255 LEDC *5 LEDC *5	Section 8.3.1 Reading device data from other stations (MELSECNET/10)
LEDA/LEDB ZNWR SUB K/H* SUB *1 LEDC *2 LEDC *3 SUB *4 LEDC *5 LEDR	OUT SM1255 OUT SM1255 OUT SM1255 LEDC *2 LEDC *3 OUT SM1255 LEDC *5 LEDC *5	Section 8.3.3 Writing device data to other stations (MELSECNET/10)

### Converting instructions for data link to QnA series (for AnACPU/AnUCPU) (Continued)

A Series	QnA Series	Remarks
LEDA/LEDB ZNFR	OUT SM1255	
SUB K/H*	OUT SM1255	
SUB *1	OUT SM1255	0 11 000
LEDC *2	LEDC *2	Section 8.2.8
SUB *3	OUT SM1255	Reading data from special function modules at remote I/O stations
SUB *4	OUT SM1255	modules at remote 1/O stations
LEDC *5	LEDC *5	
LEDR	LEDR	·
LEDA/LEDB ZNTO	OUT SM1255	
SUB K/H*	OUT SM1255	
SUB *1	OUT SM1255	
LEDC *2	LEDC *2	Section 8.2.9
SUB *3	OUT SM1255	Writing data to special function module of remote I/O station
SUB *4	OUT SM1255	module of femole 1/O station
LEDC *5	LEDC *5	
LEDR	LEDR	

# Converting special function module instructions (AD61 control instructions) to QnA series Refer to the QnACPU Programming Manual (Special Function Module) (for AnACPU/AnUCPU)

A Series	QnA Series	Remarks
LEDA/LEDB PVWR1	OUT SM1255	
SUB K/H*	OUT, SM1255	
LEDC *1	LEDC *1	
LEDR	LEDR	Section 5.1
LEDA/LEDB PVWR2	OUT SM1255	Setting Preset Value Data
SUB K/H*	OUT SM1255	
LEDC *1	LEDC *1	,
LEDR	LEDR	
LEDA/LEDB SVWR1	OUT SM1255	
SUB K/H*	OUT SM1255	
LEDC *1	LEDC *1	Outline 5.0
LEDR	LEDR	Section 5.2
LEDA/LEDB SVWR2	OUT SM1255	Setting Set Value Data for Greater/Smaller/Egual Judgments
SUB K/H*	OUT SM1255	Greater/offiailer/Lgdar oddgments
LEDC *1	LEDC *1	
LEDR	LEDR	
LEDA/LEDB PVRD1	OUT SM1255	
SUB K/H*	OUT SM1255	
LEDC *1	LEDC *1	
LEDR	LEDR	Section 5.3
LEDA/LEDB PVRD2	OUT SM1255	Reading Present Value
SUB K/H*	OUT SM1255	
LEDC *1	LEDC *1	·
LEDR	LEDR	

### Converting special function module instructions (AD59 control instructions) to QnA series (for AnACPU/AnUCPU)

A Series	QnA Series	Remarks
LEDA/LEDB PRN	OUT SM1255	
SUB K/H*	OUT SM1255	0
LEDC/SUB *1	LEDC *1/OUT SM1255	Section 6.1
LEDC *2	LEDC *2	Sending to the Printer any Number of Character Data
LEDC *3	LEDC *3	Character Data
LEDR	LEDR	
LEDA/LEDB PR	OUT SM1255	
SUB K/H*	OUT SM1255	Section 6.2
LEDC *1	LEDC *1	Sending to the Printer Characters up
LEDC *2	LEDC *2	to "00 <sub>H</sub> " Code
LEDR	LEDR	
LEDA/LEDB GET	OUT SM1255	
SUB K/H*	OUT SM1255	
LEDC *1	LEDC *1	Section 6.3
LEDC/SUB *2	LEDC *2/OUT SM1255	Reading Data from Memory Card
LEDC *3	LEDC *3	
LEDR	LEDR	
LEDA/LEDB PUT	OUT SM1255	
SUB K/H*	OUT SM1255	
LEDC *1	LEDC *1	Section 6.4
LEDC/SUB *2	LEDC *2/OUT SM1255	Writing Data to a Memory Card
LEDC *3	LEDC *3	
LEDR	LEDR	

### Converting special function module (AJ71C24 control instructions) to QnA series (for AnACPU/AnUCPU)

A Series	QnA Series	Remarks
LEDA/LEDB PRN	OUT SM1255	
SUB K/H*	OUT SM1255	O in the second
LEDC/SUB *1	LEDC *1/OUT SM1255	Section 9.1
LEDC *2	LEDC *2	No-Protocol Mode Data Send of Designated Number of Bytes
LEDC *3	LEDC *3	Designated Number of Bytes
LEDR	LEDR	
LEDA/LEDB PR	OUT SM1255	
SUB K/H*	OUT SM1255	Section 9.2
LEDC *1	LEDC *2	No-Protocol Mode Data Send Up until
LEDC *2	LEDC *3	"00 <sub>н</sub> " Code
LEDR	LEDR	
LEDA/LEDB INPUT	OUT SM1255	
SUB K/H*	OUT SM1255	
LEDC *1	LEDC *1	Section 9.3
LEDC *2	LEDC *2	No-Protocol Mode Data Receive
LEDC *3	LEDC *3	•
LEDR	LEDR	

### Converting special function module instructions (AJ71C24 control instructions) to QnA series (for AnACPU/AnUCPU) (Continued)

A Series	QnA Series	Remarks
LEDA/LEDB SPBUSY	OUT SM1255	
SUB K/H*	OUT SM1255	Section 9.4
LEDC *1	LEDC *1	Reading Communication Status
LEDR	LEDR	
LEDA/LEDB SPCLR	OUT SM1255	
SUB K/H*	OUT SM1255	Section 9.5
LEDC *1	LEDC *1	Forced Cancellation of
LEDR	LEDR	Communications Processing

### Converting special function module instructions (AJ71C21 control instructions) to QnA series (for AnACPU/AnUCPU)

A Series	QnA Series	Remarks
LEDA/LEDB PRN2	OUT SM1255	
SUB K/H*	OUT SM1255	
LEDC/SUB *1	LEDC *1/OUT SM1255	
LEDC *2	LEDC *2	
LEDC *3	LEDC *3	
LEDR	LEDR	Section 8.1
LEDA/LEDB PRN4	OUT SM1255	Sending Designated Number of Bytes of Data
SUB K/H*	OUT SM1255	oi Data
LEDC/SUB *1	LEDC *1/OUT SM1255	
LEDC *2	LEDC *2	
LEDC *3	LEDC *3	
LEDR .	LEDR	
LEDA/LEDB PR2	OUT SM1255	
SUB K/H*	OUT SM1255	
LEDC *1	LEDC *2	
LEDC *2	LEDC *3	•
LEDR	LEDR	Section 8.2
LEDA/LEDB PR4	OUT SM1255	Data Send up to "00H" Code
SUB K/H*	OUT SM1255	
LEDC *1	LEDC *2	
LEDC *2	LEDC *3	
LEDR	LEDR	
LEDA/LEDB INPUT2	OUT SM1255	
SUB K/H*	OUT SM1255	
LEDC *1	LEDC *1	Section 8.3
LEDC *2	LEDC *2	Receiving Data
LEDC *3	LEDC *3	·
LEDR	LEDR	

# Converting special function module instructions (AJ71C21 control instructions) to QnA series (for AnACPU/AnUCPU) (Continued)

A Series	QnA Series	Remarks
LEDA/LEDB INPUT4	OUT SM1255	
SUB K/H*	OUT SM1255	
LEDC *1	LEDC *1	Section 8.3
LEDC *2	LEDC *2	Receiving Data
LEDC *3	LEDC *3	
LEDR	LEDR	
LEDA/LEDB GET	OUT SM1255	
SUB K/H*	OUT SM1255	
LEDC *1	LEDC *1	0
LEDC/SUB *2	LEDC *2/OUT SM1255	Section 8.4
LEDC *3	LEDC *3	Read RAM Memory
LEDC *4	LEDC *4	
LEDR	LEDR	
LEDA/LEDB PUT	OUT SM1255	
SUB K/H*	OUT SM1255	
LEDC *1	LEDC *1	Section 8.5
LEDC/SUB *2	LEDC *2/OUT SM1255	Write to RAM Memory
LEDC *3	LEDC *3	Write to haivi Memory
LEDC *4	LEDC *4	,
LEDR	LEDR	
LEDA/LEDB SPBUSY	OUT SM1255	
SUB K/H*	OUT SM1255	Section 8.6
LEDC *1	LEDC *1	Reading Communication Status
LEDR	LEDR	
LEDA/LEDB SPCLR	OUT SM1255	Continu 0.7
SUB K/H*	OUT SM1255	Section 8.7
LEDC *1	LEDC *1	Forced Stop of Communication Processing
LEDR	LEDR	1 Tocessing

### Converting special function module instructions (AJ71PT32-S3 control instructions) to QnA series (for AnACPU/AnUCPU)

A Series	QnA Series	Remarks
LEDA/LEDB INPUT	OUT SM1255	
SUB K/H*	OUT SM1255	
LEDC *1	LEDC *1	
LEDC *2	LEDC *2	Section 7.1
LEDC *3	LEDC *3	Key Input from Operation Box
LEDC/SUB *4	LEDC *4/OUT SM1255	
LEDR	LEDR	
LEDA/LEDB PRN	OUT SM1255	
SUB K/H*	OUT SM1255	·
LEDC/SUB *1	LEDC *1/OUT SM1255	Section 7.2
LEDC: *2	LEDC *2	No-Protocol Mode Data Send of
LEDC *3	LEDC *3	Designated Number of Bytes
LEDC/SUB *4	LEDC *4/OUT SM1255	
LEDR	LEDR	,
LEDA/LEDB PR	OUT SM1255	
SUB K/H*	OUT SM1255	
LEDC *1	LEDC *1	Section 7.3
LEDC *2	LEDC *2	No-Protocol Mode Data Send up until "00 <sub>H</sub> " Code
LEDC/SUB *3	LEDC *3/OUT SM1255	OOH Code
LEDR	LEDR	
LEDA/LEDB INPUT	OUT SM1255	
SUB K/H*	OUT SM1255	
LEDC *1	LEDC *1	Section 7.4
LEDC *2	LEDC *2	No-Protocol Mode Data Receive
LEDC *3	LEDC *3	No-Protocol wode Data Receive
LEDC/SUB *4	LEDC *4/OUT SM1255	
LEDR	LEDR	. 14
LEDA/LEDB MINI	OUT SM1255	Section 7.5
SUB K/H*	OUT SM1255	Remote Terminal Module
LEDR	LEDR	Communication
LEDA/LEDB SPBUSY	OUT SM1255	
SUB K/H*	OUT SM1255	Section 7.7
LEDC *1	LEDC *1	Reading Communication Status
LEDR	LEDR	·
LEDA/LEDB SPCLR	OUT SM1255	0 1 70
SUB K/H*	OUT SM1255	Section 7.8
LEDC *1	LEDC *1	Forced Stop of Communication Processing
LEDR	LEDR	i rocessing

### Converting program switching instructions to QnA series (for AnACPU/AnUCPU)

A Series	QnA Series	Remarks
LEDA ZCHG0	OUT SM1255	Model Q2AS(H) CPU(S1) User's
LEDA ZCHG1	OUT SM1255	Manual Appendix 4.5
LEDA ZCHG2	OUT SM1255	
LEDA ZCHG3	OUT SM1255	Q2A(S1)/Q3A/Q4ACPU User's Manual Appendix 4.5

# Converting instructions for CC-Link to QnA series Refer to the CC-Link System Master Local Module type AJ61QBT11 /A1SJQBT11 User's Manual (for AnSHCPU)

A Series	QnA Series	Remarks
LEDA/LEDB RLPA	OUT SM1255	QnACPU PROGRAMING MANUAL
SUB K/H*	OUT SM1255	(Common Instructions)
LEDC *1	LEDC *1	Section 7.8.1
LEDC *2	LEDC *2	Special function modules 1-and 2-
LEDR	LEDR	word data read operations
LEDA/LEDB RRPA	OUT SM1255	Section 7.8.2
SUB K/H*	OUT SM1255	Special function modules 1-and 2-
LEDC *1	LEDC *1	word data write operations
LEDR	LEDR	•
LEDA/LEDB RIFR	OUT SM1255	
SUB K/H*	OUT SM1255	
LEDC/SUB *1	LEDC *1/OUT SM1255	0
LEDC/SUB *2	LEDC *2/OUT SM1255	Section 15.6.8
LEDC *3	LEDC *3	RIFR instruction
LEDC/SUB *4	LEDC *4/OUT SM1255	·
LEDR	LEDR	
LEDA/LEDB RITO	OUT SM1255	
SUB K/H*	OUT SM1255	
LEDC/SUB *1	LEDC *1/OUT SM1255	
LEDC/SUB *2	LEDC *2/OUT SM1255	
LEDC *3	LEDC *3	
LEDC/SUB *4	LEDC *4/OUT SM1255	
LEDR	LEDR	Section 15.6.9
LEDA/LEDB RITO	OUT SM1255	RITO instruction
SUB K/H*	OUT SM1255	
SUB *1	OUT SM1255	
LEDC *2	LEDC *2	
LEDC *3	LEDC *3	
LEDR	LEDR	•
LEDA/LEDB RIWT	OUT SM1255	
SUB K/H*	OUT SM1255	
SUB *1	OUT SM1255	Section 15.6.5
LEDC *2	LEDC *2	RIWT instruction
LEDC *3	LEDC *3	
LEDR	LEDR	
LEDA/LEDB RIRCV	OUT SM1255	
SUB K/H*	OUT SM1255	
SUB *1	OUT SM1255	Occasion 45.0.7
LEDC *2	LEDC *2	Section 15.6.7
LEDC *3	LEDC *3	RIRCV instruction
LEDC *4	LEDC *4	
LEDR	LEDR	

### Converting instructions for CC-Link to QnA series (for AnSHCPU) (Continued)

A Series	QnA Series	Remarks
LEDA/LEDB RISEND	OUT SM1255	
SUB K/H*	OUT SM1255	
SUB *1	OUT SM1255	Continu 15 C C
LEDC *2	LEDC *2	Section 15.6.6 RISEND instruction
LEDC *3	LEDC *3	RISEND Instruction
LEDC *4	LEDC *4	
LEDR	LEDR	
LEDA/LEDB RDGET	OUT SM1255	
SUB K/H*	OUT SM1255	
SUB *1	OUT SM1255	Section 15.6.10
LEDC *2	LEDC *2	RDGET instruction
LEDC *3	LEDC *3	
LEDR	LEDR	
LEDA/LEDB RDPUT	OUT SM1255	
SUB K/H*	OUT SM1255	
SUB *1	OUT SM1255	Section 15.6.11
LEDC *2	LEDC *2	RDPUT instruction
LEDC *3	LEDC *3	
LEDR	LEDR	•
LEDA/LEDB RDMON	OUT SM1255	
SUB K/H*	OUT SM1255	
SUB *1	OUT SM1255	Section 15.6.12
LEDC *2	LEDC *2	RDMON instruction
LEDC *3	LEDC *3	
LEDR	LEDR	

# Converting PID operation instructions to QnA series Refer to the QnACPU PROGRAMMING MANUAL (AD57 Instructions) (for AnSHCPU)

A Series	QnA Series	Remarks
LEDA/LEDB CODE	OUT SM1255	
SUB K/H*	OUT SM1255	Section 7.1.1
LEDC/SUB *1	LEDC *1/OUT SM1255	Display mode setting
LEDR	LEDR	
LEDA/LEDB CPS1	OUT SM1255	
SUB K/H*	OUT SM1255	Section 7.2.1
LEDC/SUB *1	LEDC *1/OUT SM1255	Canvas screen display
LEDR	LEDR	
LEDA/LEDB CPS2	OUT SM1255	
SUB K/H*	OUT SM1255	Section 7.2.2
LEDC/SUB *1	LEDC *1/OUT SM1255	VRAM display address change
LEDR	LEDR	
LEDA/LEDB CMOV	OUT SM1255	
SUB K/H*	OUT SM1255	Section 7.2.3
LEDC/SUB *1	LEDC *1/OUT SM1255	Canvas screen transmission to VRAM
LEDC/SUB *2	LEDC *2/OUT SM1255	areas
LEDR	LEDR	

A Series	QnA Series	Remarks
LEDA/LEDB CLS	OUT SM1255	Section 7.2.4
SUB K/H*	OUT SM1255	
LEDR	LEDR	Screen clear
LEDA/LEDB CLV	OUT SM1255	
SUB K/H*	OUT SM1255	
LEDC/SUB *1	LEDC *1/OUT SM1255	Section 7.2.5
LEDC/SUB *2	LEDC *2/OUT SM1255	VRAM area clear
LEDR	LEDR	
LEDA/LEDB CSCRU	OUT SM1255	
SUB K/H*	OUT SM1255	
LEDR	LEDR	Section 7.2.6
LEDA/LEDB CSCRD	OUT SM1255	Screen scroll
SUB K/H*	OUT SM1255	
LEDR	LEDR	
LEDA/LEDB CON1	OUT SM1255	
SUB K/H*	OUT SM1255	·
LEDR	LEDR	Section 7.3.1
LEDA/LEDB CON2	OUT SM1255	Cursor display ON
SUB K/H*	OUT SM1255	
LEDR	LEDR	
LEDA/LEDB COFF	OUT SM1255	
SUB K/H*	OUT SM1255	Section 7.3.2
LEDR	LEDR	Cursor display OFF
LEDA/LEDB LOCATE	OUT SM1255	
SUB K/H*	OUT SM1255	
LEDC/SUB *1	LEDC *1/OUT SM1255	Section 7.3.3
LEDC/SUB *2	LEDC *2/OUT SM1255	Cursor position setting
LEDR	LEDR	
LEDA/LEDB CNOR	OUT SM1255	
SUB K/H*	OUT SM1255	
LEDR	LEDR	Section 7.4.1
LEDA/LEDB CREV	OUT SM1255	Normal/highlighted display of
SUB K/H*	OUT SM1255	characters
LEDR	LEDR	
LEDA/LEDB CRDSP	OUT SM1255	
SUB K/H*	OUT SM1255	Section 7.4.2
LEDC/SUB *1	LEDC *1/OUT SM1255	Normal/highlighted display switching
LEDR	LEDR	of characters being displayed
LEDA/LEDB CRDSPV	OUT SM1255	
SUB K/H*	OUT SM1255	Section 7.4.3
LEDC/SUB *1	LEDC *1/OUT SM1255	Normal/highlighted display switching
LEDC/SUB *2	LEDC *2/OUT SM1255	of characters in the VRAM areas
LEDR	LEDR	
LEDA/LEDB COLOR	OUT SM1255	
SUB K/H*	OUT SM1255	Section 7.4.4
LEDC/SUB *1	LEDC *1/OUT SM1255	Character color designation
LEDR	LEDR	Character color designation
LLUIT	LLU11	

A Series	QnA Series	Remarks
LEDA/LEDB CCDSP	OUT SM1255	
SUB K/H*	OUT SM1255	Section 7.4.5
LEDC/SUB *1	LEDC *1/OUT SM1255	Change of character color being
LEDC/SUB *2	LEDC *2/OUT SM1255	displayed
LEDR	LEDR	
LEDA/LEDB CCDSPV	OUT SM1255	
SUB K/H*	OUT SM1255	0.04507.74.0
LEDC/SUB *1	LEDC *1/OUT SM1255	Section 7.4.6
LEDC/SUB *2	LEDC *2/OUT SM1255	Change of character color in the VRAM areas
LEDC/SUB *3	LEDC *2/OUT SM1255	VITAIVI AIGAS
LEDR	LEDR	
LEDA/LEDB PRN	OUT SM1255	
SUB K/H*	OUT SM1255	Section 7.5.1
LEDC/SUB *1	LEDC *1/OUT SM1255	Display of designated number of the
LEDC *2	LEDC *2	ASCII characters
LEDR	LEDR	
LEDA/LEDB PR	OUT SM1255	
SUB K/H*	OUT SM1255	Section 7.5.2
LEDC *1	LEDC *2	Display of the ASCII characters up to code 00 <sub>H</sub>
LEDR	LEDR	code oo <sub>H</sub>
LEDA/LEDB PRNV	OUT SM1255	
SUB K/H*	OUT SM1255	
LEDC/SUB *1	LEDC *1/OUT SM1255	Section 7.5.3
LEDC/SUB *2	LEDC *1/OUT SM1255	Store of the ASCII characters of designated number of characters
LEDC *3	LEDC *2	designated number of characters
LEDR	LEDR	
LEDA/LEDB PRV	OUT SM1255	<u> </u>
SUB K/H*	OUT SM1255	Section 7.5.4
LEDC/SUB *1	LEDC *1/OUT SM1255	Storage of the designated number of ASCII characters up to code 00 <sub>H</sub> in
LEDC *2	LEDC *2	the VRAM areas
LEDR	LEDR	
LEDA/LEDB EPRN	OUT SM1255	
SUB K/H*	OUT SM1255	Section 7.5.5
LEDC/SUB *1	LEDC *1/OUT SM1255	Display of designated number of
LEDC *2	LEDC *2	designated characters
LEDR	LEDR	
LEDA/LEDB EPR	OUT SM1255	Section 7.5.6
SUB K/H*	OUT SM1255	Section 7.5.6
LEDC *1	LEDC *2	Display of designated characters up to code 00 <sub>H</sub>
LEDR	LEDR	COGO OOH
LEDA/LEDB EPRNV	OUT SM1255	
SUB K/H*	OUT SM1255	Section 7.5.7
LEDC/SUB *1	LEDC *1/OUT SM1255	Storage of designated number of
LEDC/SUB *2	LEDC *1/OUT SM1255	designated characters in the VRAM
LEDC *3	LEDC *2	areas
LEDR	LEDR	

A Series	QnA Series	Remarks
LEDA/LEDB EPRV	OUT SM1255	
SUB K/H*	OUT SM1255	Section 7.5.8
LEDC/SUB *1	LEDC *1/OUT SM1255	Storage of designated characters up
LEDC *2	LEDC *2	to code 00 <sub>H</sub> in the VRAM areas
LEDR	LEDR	-
LEDA/LEDB CR1	OUT SM1255	
SUB K/H*	OUT SM1255	Section 7.5.9
LEDC/SUB *1	LEDC *1/OUT SM1255	Horizontal repeated display of a
LEDC/SUB *2	LEDC *1/OUT SM1255	designated character
LEDR	LEDR	
LEDA/LEDB CR2	OUT SM1255	
SUB K/H*	OUT SM1255	
LEDC/SUB *1	LEDC *1/OUT SM1255	Section 7.5.10
LEDC/SUB *2	LEDC *1/OUT SM1255	Horizontal repeated display of a pair of designated characters
LEDC/SUB *3	LEDC *1/OUT SM1255	or designated characters
LEDR	LEDR	
LEDA/LEDB CC1	OUT SM1255	
SUB K/H*	OUT SM1255	Section 7.5.11
LEDC/SUB *1	LEDC *1/OUT SM1255	Vertical repeated display of a
LEDC/SUB *2	LEDC *1/OUT SM1255	designated character
LEDR	LEDR	
LEDA/LEDB CC2	OUT SM1255	
SUB K/H*	OUT SM1255	
LEDC/SUB *1	LEDC *1/OUT SM1255	Section 7.5.12
LEDC/SUB *2	LEDC *1/OUT SM1255	Vertical repeated display of a pair of
LEDC/SUB *3	LEDC *1/OUT SM1255	designated characters
LEDR	LEDR	
LEDA/LEDB CINMP	OUT SM1255	
SUB K/H*	OUT SM1255	Section 7.6.1
LEDC/SUB *1	LEDC *1/OUT SM1255	Display of a minus symbol ("-")
LEDR	LEDR	
LEDA/LEDB CINHP	OUT SM1255	
SUB K/H*	OUT SM1255	Section 7.6.2
LEDÇ/SUB *1	LEDC *1/OUT SM1255	Display of a hyphen ("-")
LEDR	LEDR	
LEDA/LEDB CINPT	OUT SM1255	
SUB K/H*	OUT SM1255	Section 7.6.3
LEDC/SUB *1	LEDC *1/OUT SM1255	Display of a period or a decimal poir (".")
LEDR	LEDR	( • )
LEDA/LEDB CIN0		
<b>!</b> :	OUT SM1255	Ocation 7.0.4
LEDA/LEDB CIN9		Section 7.6.4
SUB K/H*	OUT SM1255	Display of the alphanumeric characters "0" to "9" and "A" to "Z"
LEDC/SUB *1	LEDC *1/OUT SM1255	Glaracters o to 9 and A to 2
LEDR	LEDR	

A Series	QnA Series	Remarks
LEDA/LEDB CINA		
·:	OUT SM1255	
LEDA/LEDB CINZ		Section 7.6.4
SUB K/H*	OUT SM1255	Display of the alphanumeric characters "0" to "9" and "A" to "Z"
LEDC/SUB *1	LEDC *1/OUT SM1255	Characters 0 to 9 and A to 2
LEDR	LEDR	
LEDA/LEDB CINSP	OUT SM1255	
SUB K/H*	OUT SM1255	Section 7.6.5
LEDC/SUB *1	LEDC *1/OUT SM1255	Display of a space ("□")
LEDR	LEDR	
LEDA/LEDB CINCLR	OUT SM1255	
SUB K/H*	OUT SM1255	Section 7.7.1
LEDC/SUB *1	LEDC *1/OUT SM1255	Designated column clear
LEDR	LEDR	
LEDA/LEDB INPUT	OUT SM1255	
SUB K/H*	OUT SM1255	Section 7.8.1
LEDC *1	LEDC *1	ASCII code conversion of displayed
LEDC *2	LEDC *2	characters
LEDR	LEDR	;
LEDA/LEDB GET	OUT SM1255	
SUB K/H*	OUT SM1255	·
LEDC *1	LEDC *1	Section 7.9.1
LEDC/SUB *2	LEDC *2/OUT SM1255	VRAM data read
LEDC *3	LEDC *3	
LEDR	LEDR	
LEDA/LEDB PUT	OUT SM1255	
SUB K/H*	OUT SM1255	·
LEDC *1	LEDC *1	Section 7.9.2
LEDC/SUB *2	LEDC *2/OUT SM1255	VRAM data write
LEDC *3	LEDC *3	
LEDR	LEDR	
LEDA/LEDB STAT	OUT SM1255	
SUB K/H*	OUT SM1255	Section 7.10.1
LEDC *1	LEDC *1	Display state read
LEDR	LEDR	

### Device correspondence table for QnA $\rightarrow$ A conversions

QnA Series	A Series	Remarks
М	М	
SM	M9255	
SM1000 to	M9000 to	
L	L	
F	F	
V	M9255	
S	M9255	
TR	M9255	
Х	X	
Υ	Υ	
FX	M9255	
FY	M9255	
В	В	
SB	M9255	
DX	X	
DY	Υ	
D	D	
SD	D9255	
SD718, 719	A0, 1	
SD1000 to	D9000 to	
FD	D9255	
G	D9255	
SG	D9255	
VD	D9255	
Α	D9255	
R	R	
ZR0 to 8191	R0 to 8191	
ZR8192 to	D9255	
W	W	
SW	D9255	
Т	Т	
С	С	
ST	Т	
Z0 to Z6	Z, Z1 to Z6	
Z7 to Z13	V, V1 to V6	
Z14 to	D9255	
Р	Р	If out-of-range, the instruction becomes OUT M9255
I	I	If out-of-range, the instruction becomes OUT M9255
N	N	If out-of-range, the instruction becomes OUT M9255
Ü	M9255	All instructions become OUT M9255
J	M9255	All instructions become OUT M9255
BL	M9255	All instructions become OUT M9255
K	K	
Н	H	
E	D9255	
u u	u u	

### Device correspondence table for $QnA \rightarrow A$ conversions (Continued)

QnA Series	A Series	Remarks
Z0 to Z6	Z, Z1 to Z6	If the device part is a device that cannot be converted, all devices containing this code become M9255 or D9255.
Z7 to Z13	V, V1 to V6	If the device part is a device that cannot be converted, all devices containing this code become M9255 or D255.
Z14 to	M9255, D9255	All devices containing this code become M9255 or D9255.
К	К	If the device part is a device that cannot be converted, all devices containing this code become M9255 or D255.
•	M9255, D9255	All devices containing this code become M9255 or D9255.
@	M9255, D9255	All devices containing this code become M9255 or D9255.
U	M9255, D9255	All devices containing this code become M9255 or D9255.
J	M9255, D9255	All devices containing this code become M9255 or D9255.
BL	M9255, D9255	All devices containing this code become M9255 or D9255.

Devices that contain out-of-range device parts or extension parts are changed to M9255 if bits and D9255 if words.

QnA Series		A Series	
GIIA Series	Common Instructions	Dedicated Instructions (for AnA, AnUCPU)	
LDP *1	LD M9255		
LDF *1	LD M9255		
ORP *1	OR M9255	1	
ORF *1	OR M9255		
ANDP *1	AND M9255	1	
ANDF *1	AND M9255		
EGP *1	AND M9255		
EGF *1	AND M9255		
MEP	AND M9255		
MEF	AND M9255	1	
INV	AND M9255	1	
OUT DY*	OUT M9255	LEDA DOUT	
		LEDC Y*	
		LEDR	
OUT T/ST/C256 *2	OUT M9255	1	
OUTH T/ST/C256 *2	OUT M9255	1	
SET DY*	OUT M9255	LEDA/LEDB DSET	
		LEDC Y*	
		LEDR	

On A Contac	A Series		
QnA Series	Common Instructions	Dedicated Instructions (for AnA, AnUCPU)	
RST DY*	OUT M9255	LEDA/LEDB DRST	
		LEDC Y*	
		LEDR	
FF *1	OUT M9255	LEDB FF	
	·	LEDC *1	
		LEDR	
DELTA *1	OUT M9255		
PAGE *1	OUT M9255		
LDE= *1 *2	LD= D9255 D9255		
ORE= *1 *2	OR= D9255 D9255		
ANDE= *1 *2	AND= D9255 D9255		
LDE<> *1 *2	LD<> D9255 D9255		
ORE<> *1 *2	OR<> D9255 D9255		
ANDE<> *1 *2 LDE> *1 *2	AND<> D9255 D9255	1	
ORE> *1 *2	LD> D9255 D9255 OR> D9255 D9255		
ONE> 1 2 ANDE> *1 *2	AND> D9255 D9255	1	
LDE>= *1 *2	LD>= D9255 D9255	1	
ORE>= *1 *2	OR>= D9255 D9255		
ANDE>= *1 *2	AND>= D9255 D9255		
LDE< *1 *2	LD< D9255 D9255	· 1	
ORE< *1 *2	OR< D9255 D9255		
ANDE< *1 *2	AND< D9255 D9255		
LDE<= *1 *2	LD<= D9255 D9255		
ORE<= *1 *2	OR<= D9255 D9255		
ANDE<= *1 *2	AND<= D9255 D9255	1	
LD\$= *1 *2	LD= D9255 D9255		
OR\$= *1 *2	OR= D9255 D9255		
AND\$= *1 *2	AND= D9255 D9255	1	
LD\$<> *1 *2	LD<> D9255 D9255		
OR\$<> *1 *2	OR<> D9255 D9255	1 1	
AND\$<> *1 *2	AND<> D9255 D9255	1	
LD\$> *1 *2	LD> D9255 D9255		
OR\$> *1 *2	OR> D9255 D9255	1	
AND\$> *1 *2	AND> D9255 D9255	1	
LD\$>= *1 *2	LD>= D9255 D9255	I	
OR\$>= *1 *2	OR>= D9255 D9255		
AND\$>= *1 *2	AND>= D9255 D9255	1	
LD\$< *1 *2 OR\$< *1 *2	LD< D9255 D9255		
AND\$< *1 *2	OR< D9255 D9255 AND< D9255 D9255		
LD\$<= *1 *2	LD<= D9255 D9255	1	
OR\$<= 1 2	OR<= D9255 D9255		
AND\$<= *1 *2	AND<= D9255 D9255	1	
VIATA = 1 €	VIAD<= DA500 DA500	· · · · · · · · · · · · · · · · · · ·	

QnA Series	A Series		
	Common Instructions	Dedicated Instructions (for AnA, AnUCPU)	
BKCMP= *1 *2 *3 *4	OUT M9255		
BKCMP<> *1 *2 *3 *4	OUT M9255	1	
BKCMP> *1 *2 *3 *4	OUT M9255		
BKCMP>= *1 *2 *3 *4	OUT M9255		
BKCMP< *1 *2 *3 *4	OUT M9255		
BKCMP<= *1 *2 *3 *4	OUT M9255		
E+ *1 *2	OUT M9255	i	
E+ *1 *2 *3	OUT M9255	LEDA/LEDB ADD	
		LEDC *1	
		LEDC *2	
		LEDC *3	
		LEDR	
E- *1 *2	OUT M9255		
E- *1 *2 *3	OUT M9255	LEDA/LEDB SUB	
·		LEDC *1	
		LEDC *2	
		LEDC *3	
		LEDR	
E* *1 *2 *3	OUT M9255	LEDA/LEDB MUL	
		LEDC *1	
		LEDC *2	
÷		LEDC *3	
		LEDR	
E/ *1 *2 *3	OUT M9255	LEDA/LEDB DIV	
		LEDC *1	
		LEDC *2 LEDC *3	
		LEDR	
\$+ *1 *2	OUT M9255	, LEDA	
\$+ *1 *2 *3	OUT M9255	LEDA/LEDB SADD	
φ+ 1 2 3	001 Wi9255	LEDC *1	
		LEDC *2	
		LEDC *3	
•		! LEDR	
BK+ *1 *2 *3 *4	OUT M9255	!	
BK- *1 *2 *3 *4	OUT M9255		
INT *1 *2	OUT M9255	LEDA/LEDB INT	
	37 1110200	LEDC *1	
		LEDC *2	
		LEDR	
DINT *1 *2	OUT M9255	LEDA/LEDB DINT	
		LEDC *1	
		LEDC *2	
		LEDR	

QnA Series	A Series	
	Common Instructions	Dedicated Instructions (for AnA, AnUCPU)
FLT *1 *2	OUT M9255	LEDA/LEDB FLOAT
		LEDC/SUB *1
		LEDC *2
		LEDR
DFLT *1 *2	OUT M9255	LEDA/LEDB DFLOAT
		LEDC/DXNR *1
		LEDC *2
		LEDR
DBL *1 *2	OUT M9255	'
WORD *1 *2	OUT M9255	
GRY *1 *2	OUT M9255	1
DGRY *1 *2	OUT M9255	1
GBIN *1 *2	OUT M9255	 
DGBIN *1 *2	OUT M9255	I I
DNEG *1	OUT M9255	
ENEG *1	OUT M9255	•
BKBCD *1 *2 *3	OUT M9255	
BKBIN *1 *2 *3	OUT M9255	
EMOV *1 *2	OUT M9255	1
\$MOV *1 *2	OUT M9255	LEDA/LEDB SMOV
		LEDC *1
		LEDC *2
		¦ LEDR
BXCH *1 *2	OUT M9255	1
SWAP *1	OUT M9255	LEDA/LEDB SWAP
		LEDC *1
		LEDR
GOEND	OUT M9255	<u> </u>
RFS *1 *2	OUT M9255	<u>.</u>
DAND *1 *2 *3	OUT M9255	
DOR *1 *2 *3	OUT M9255	i .
DXOR *1 *2 *3	OUT M9255	1
DXNR *1 *2 *3	OUT M9255	! !
BKAND *1 *2 *3 *4	OUT M9255	1
BKOR *1 *2 *3 *4	OUT M9255	
BKXOR *1 *2 *3 *4	OUT M9255	i
BKXNR *1 *2 *3 *4	OUT M9255	1 1
TEST *1 *2 *3	OUT M9255	LEDA/LEDB TEST
·		LEDC *1
•		LEDC/SUB *2
		LEDC *3
	. '	LEDR

	A Series	
QnA Series	Common Instructions	Dedicated Instructions (for AnA, AnUCPU)
DTEST *1 *2 *3	OUT M9255	LEDA/LEDB DTEST
į.		LEDC *1
,		LEDC/SUB *2
		LEDC *3
		LEDR
BKRST *1 *2	OUT M9255	I I
DSER *1 *2 *3 *4	OUT M9255	LEDA/LEDB DSER
		¦ LEDC *1
	n e	LEDC *2
		LEDC/SUB *4
		LEDR
NDIS *1 *2 *3	OUT M9255	LEDA/LEDB DIS
		LEDC *1
		LEDC *2
		¦ LEDC *3
*		LEDR
NUNI *1 *2 *3	OUT M9255	LEDA/LEDB UNI
		LEDC *1
·	•	LEDC *2
		LEDC *3
		LEDR
WTOB *1 *2 *3	OUT M9255	LEDA/LEDB WTOB
		LEDC *1
,		LEDC *2
		LEDC/SUB *3
		LEDR
BTOW *1 *2 *3	OUT M9255	LEDA/LEDB BTOW
		LEDC *1
		LEDC *2
		LEDC/SUB *3
		LEDR
MAX *1 *2 *3	OUT M9255	1 1
DMAX *1 *2 *3	OUT M9255	1
MIN *1 *2 *3	OUT M9255	
DMIN *1 *2 *3	OUT M9255	i
SORT *1 *2 *3 *4 *5	OUT M9255	I .
DSORT *1 *2 *3 *4 *5	OUT M9255	
WSUM *1 *2 *3	OUT M9255	1
DWSUM *1 *2 *3	OUT M9255	1
BREAK *1 *2	OUT M9255	
CALL *1 *2	OUT M9255	
CALL *1 *2 *3	OUT M9255	1
CALL *1 *2 *3 *4	OUT M9255	!
CALL *1 *2 *3 *4 *5	OUT M9255	
		•

	A Series		
QnA Series	Common Instructions	Dedicated Instructions (for AnA, AnUCPU)	
CALL *1 *2 *3 *4 *5 *6	OUT M9255		
FCALL *1	OUT M9255		
FCALL *1 *2	OUT M9255	I I	
FCALL *1 *2 *3	OUT M9255	1	
FCALL *1 *2 *3 *4	OUT M9255	I I	
FCALL *1 *2 *3 *4 *5	OUT M9255		
FCALL *1 *2 *3 *4 *5 *6	OUT M9255	I I	
ECALL *1 *2	OUT M9255		
ECALL *1 *2 *3	OUT M9255	1	
ECALL *1 *2 *3 *4	OUT M9255		
ECALL *1 *2 *3 *4 *5	OUT M9255		
ECALL *1 *2 *3 *4 *5 *6	OUT M9255		
ECALL *1 *2 *3 *4 *5 *6 *7	OUT M9255	1	
EFCALL *1 *2	OUT M9255		
EFCALL *1 *2 *3	OUT M9255		
EFCALL *1 *2 *3 *4	OUT M9255		
EFCALL *1 *2 *3 *4 *5	OUT M9255	1	
EFCALL *1 *2 *3 *4 *5 *6	OUT M9255	1	
EFCALL *1 *2 *3 *4 *5 *6 *7	OUT M9255		
IXSET *1 *2	OUT M9255	1	
FPOP *1 *2	OUT M9255		
FINS *1 *2 *3	OUT M9255		
FDEL *1 *2 *3	OUT M9255		
CHKST	OUT M9255		
СНК	OUT M9255		
CHKCIR	OUT M9255		
CHKEND	OUT M9255	1	
PTRA	OUT M9255		
PTRAR	OUT M9255		
PTRAEXE	OUT M9255		
BINDA *1 *2	OUT M9255	LEDA/LEDB BINDA	
		LEDC/SUB *1	
		LEDC *2	
		LEDR	
DBINDA *1 *2	OUT M9255	LEDA/LEDB DBINDA	
		LEDC/DXNR *1	
	·	LEDC *2	
		LEDR	
BINHA *1 *2	OUT M9255	LEDA/LEDB BINHA	
		LEDC/SUB *1	
		LEDC *2	
		LEDR	

	A Series		
QnA Series	Common Instructions	Dedicated Instructions (for AnA, AnUCPU)	
DBINHA *1 *2	OUT M9255	LEDA/LEDB DBINHA	
,		LEDC/DXNR *1	
	,	LEDC *2	
		LEDR	
BCDDA *1 *2	OUT M9255	LEDA/LEDB BCDDA	
·		LEDC/SUB *1	
·		LEDC *2	
		LEDR	
DBCDDA *1 *2	OUT M9255	LEDA/LEDB DBCDDA	
		LEDC/DXNR *1	
		LEDC *2	
		LEDR	
DABIN *1 *2	OUT M9255	LEDA/LEDB DABIN	
	,	LEDC *1	
		LEDC *2	
	·	LEDR	
DDABIN *1 *2	OUT M9255	LEDA/LEDB DDABIN	
		LEDC *1	
		LEDC *2	
,		LEDR	
HABIN *1 *2	OUT M9255	LEDA/LEDB HABIN	
	1	LEDC *1	
		LEDC *2	
		LEDR	
DHABIN *1 *2	OUT M9255	LEDA/LEDB DHABIN	
		LEDC *1	
		LEDC *2	
		LEDR	
DABCD *1 *2	OUT M9255	LEDA/LEDB DABCD	
		LEDC *1	
		LEDC *2	
		LEDR	
DDABCD *1 *2	OUT M9255	LEDA/LEDB DDABCD	
		LEDC *1	
		LEDC *2	
		LEDR	
COMRD *1 *2	OUT M9255	LEDA/LEDB COMRD	
		LEDC *1	
		LEDC *2	
		LEDR	
LEN *1 *2	OUT M9255	LEDA/LEDB LEN	
		LEDC *1	
		LEDC *2	
		LEDR	

0.40.4.	A Series	
QnA Series	Common Instructions	Dedicated Instructions (for AnA, AnUCPU)
STR *1 *2 *3	OUT M9255	LEDA/LEDB STR
		LEDC *1
		LEDC/SUB *2
·	*	LEDC *3
		LEDR
DSTR *1 *2 *3	OUT M9255	LEDA/LEDB DSTR
	+	LEDC *1
		LEDC/DXNR *2
		LEDC *3
	·	LEDR
VAL *1 *2 *3	OUT M9255	LEDA/LEDB VAL
	*	LEDC *1
· · · · · · · · · · · · · · · · · · ·	• .	LEDC *2
		LEDC *3
		LEDR
DVAL *1 *2 *3	OUT M9255	LEDA/LEDB DVAL
		LEDC *1
		LEDC *2
		LEDC *3
•		LEDR
ESTR *1 *2 *3	OUT M9255	
EVAL *1 *2	OUT M9255	1
ASC *1 *2 *3	OUT M9255	LEDA/LEDB ASC
		LEDC *1
		LEDC *2
		LEDC/SUB *3
		LEDR
HEX *1 *2 *3	OUT M9255	LEDA/LEDB HEX
		LEDC *1
		LEDC *2
		LEDC/SUB *3
	•	LEDR
RIGHT *1 *2 *3	OUT M9255	
LEFT *1 *2 *3	OUT M9255	
MIDR *1 *2 *3	OUT M9255	1
MIDW *1 *2 *3	OUT M9255	1 1
INSTR *1 *2 *3 *4	OUT M9255	
EMOD *1 *2 *3	OUT M9255	
EREXP *1 *2 *3	OUT M9255	1 -
SIN *1 *2	OUT M9255	LEDA/LEDB SIN
		LEDC *1
		LEDC *2
		LEDR

QnA Series	A Series		
	Common Instructions	Dedicated Instructions (for AnA, AnUCPU)	
COS *1 *2	OUT M9255	LEDA/LEDB COS	
		LEDC *1	
·		LEDC *2	
		LEDR	
TAN *1 *2	OUT M9255	LEDA/LEDB TAN	
		LEDC *1	
		LEDC *2	
		LEDR	
ASIN *1 *2	OUT M9255	LEDA/LEDB ASIN	
	·	LEDC *1	
		LEDC *2	
ACCC *1 *0	OUT MOOFF	LEDR	
ACOS *1 *2	OUT M9255	LEDA/LEDB ACOS	
		LEDC 1	
		LEDR	
ATAN *1 *2	OUT M9255	LEDA/LEDB ATAN	
AIAN I Z	001 1019233	LEDC *1	
		LEDC *2	
		LEDR	
RAD *1 *2	OUT M9255	LEDA/LEDB RAD	
		LEDC *1	
		LEDC *2	
		LEDR	
DEG *1 *2	OUT M9255	LEDA/LEDB DEG	
		LEDC *1	
		LEDC *2	
		LEDR	
SQR *1 *2	OUT M9255	LEDA/LEDB SQR	
		LEDC *1	
,		LEDC *2	
		LEDR	
EXP *1 *2	OUT M9255	LEDA/LEDB EXP	
	· .	LEDC *1	
		LEDC *2	
1.00 *4 *0	OUT MOSS	LEDR	
LOG *1 *2	OUT M9255	LEDA/LEDB LOG	
		LEDC *1	
	_	LEDC *2	
BSQR *1 *2	OUT M9255	LEDH LEDA/LEDB BSQR	
BOOR I Z	001 1419200	LEDC/SUB *1	
		LEDC/SOB 1	
		LEDG 2	
	<u> </u>	ILLUIT	

QnA Series	A Series	
WITA Series	Common Instructions	Dedicated Instructions (for AnA, AnUCPU)
BDSQR *1 *2	OUT M9255	LEDA/LEDB BDSQR
		LEDC/DXNR *1
		LEDC *2
		LEDR
BSIN *1 *2	OUT M9255	LEDA/LEDB BSIN
		LEDC/SUB *1
		LEDC *2
		LEDR
BCOS *1 *2	OUT M9255	LEDA/LEDB BCOS
		LEDC/SUB *1
		LEDC *2
	<u> </u>	LEDR
BTAN *1 *2	OUT M9255	LEDA/LEDB BTAN
		LEDC/SUB *1
		LEDC *2
		LEDR
BASIN *1 *2	OUT M9255	LEDA/LEDB BASIN
		LEDC *1
		LEDC *2
		LEDR
BACOS *1 *2	OUT M9255	LEDA/LEDB BACOS
		LEDC *1
		LEDC *2
		LEDR
BATAN *1 *2	OUT M9255	LEDA/LEDB BATAN
		LEDC *1
		LEDC *2
		LEDR
LIMIT *1 *2 *3 *4	OUT M9255	LEDA/LEDB LIMIT
		LEDC/SUB *1
· .		LEDC/SUB *2
		LEDC/SUB *3
·		LEDC *4
		LEDR
DLIMIT *1 *2 *3 *4	OUT M9255	LEDA/LEDB DLIMIT
		LEDC/DXNR *1
		LEDC/DXNR *2
		LEDC/DXNR *3
		LEDC *4
<i>)</i>		LEDR

0-40	A Series		
QnA Series	Common Instructions	Dedicated Instructions (for AnA, AnUCPU)	
BAND *1 *2 *3 *4	OUT M9255	LEDA/LEDB BAND	
		LEDC/SUB *1	
·		LEDC/SUB *2	
		LEDC/SUB *3	
		LEDC *4	
		LEDR	
DBAND *1 *2 *3 *4	OUT M9255	LEDA/LEDB DBAND	
		LEDC/DXNR *1	
		LEDC/DXNR *2	
		LEDC/DXNR *3	
		LEDC *4	
		LEDR	
ZONE *1 *2 *3 *4	OUT M9255	LEDA/LEDB ZONE	
		LEDC/SUB *1	
		LEDC/SUB *2	
		LEDC/SUB *3	
		LEDC *4	
		LEDR	
DZONE *1 *2 *3 *4	OUT M9255	LEDA/LEDB DZONE	
		LEDC/DXNR *1	
		LEDC/DXNR *2	
		LEDC/DXNR *3	
	*	LEDC *4	
DOET *1	OUT MODE	LEDR	
RSET *1	OUT M9255		
QDRSET *1	OUT M9255		
QCDSET *1	OUT M9255	·	
DATERD *1	OUT M9255	LEDA/LEDB DATERD	
		LEDC *1 LEDR	
DATEWR *1	OUT MODE		
DATEWN	OUT M9255	LEDA/LEDB DATEWR	
		LEDC *1	
DATE+ *1 *2 *3	OUT M9255	LEDR	
DATE- *1 *2 *3	OUT M9255	1	
SECOND *1 *2	OUT M9255	1	
HOUR *1 *2	OUT M9255	1	
PIDINIT *1	OUT M9255	LEDA/LEDB PIDINIT	
TIDIMIT I	OUT WIS255	i	
		LEDC *1	
PIDCONT *1	OUT M9255	LEDA PIDCONT	
	OUT 1018288	LEDC *1	
	,	LEDR	
		I LEDU	

	A Series		
QnA Series	Common Instructions	Dedicated Instructions (for AnA, AnUCPU)	
PID57 *1 *2 *3	OUT M9255	LEDA PID57	
		SUB *1	
		LEDC/SUB *2	
		LEDC *3	
		LEDR	
PIDSTOP *1	OUT M9255	1	
PIDRUN *1	OUT M9255		
PIDPRMW *1 *2	OUT M9255	1 1	
MSG *1	OUT M9255		
PKEY *1	OUT M9255	1	
PSTOP *1	OUT M9255	!	
POFF *1	OUT M9255		
PSCAN *1	OUT M9255	I	
PLOW *1	OUT M9255		
ZRRDB *1 *2	OUT M9255		
ZRWRB *1 *2	OUT M9255		
ADRSET *1 *2	OUT M9255	! !	
KEY *1 *2 *3 *4	OUT M9255	LEDA KEY	
		LEDC *1	
		LEDC *2	
		LEDC *3	
		LEDC *4	
		LEDR	
UDCNT1 *1 *2 *3	OUT M9255	1	
UDCNT2 *1 *2 *3	OUT M9255	1	
TTMR *1 *2	OUT M9255		
STMR *1 *2 *3	OUT M9255	1	
ROTC *1 *2 *3 *4	OUT M9255		
RAMP *1 *2 *3 *4 *5	OUT M9255	1	
SPD *1 *2 *3	OUT M9255		
PLSY *1 *2 *3	OUT M9255		
PWM *1 *2 *3	OUT M9255		
MTR *1 *2 *3 *4	OUT M9255		
IMASK *1	OUT M9255		
IX *1	OUT M9255		
IXEND	OUT M9255	1.	
IXDEV	OUT M9255		
S. ****	OUT M9255		
Z. ****	OUT M9255	1	
G. ****	OUT M9255		
J. ****	OUT M9255	1	

### 12.2 A Instruction Conversion List for FX Series Conversions

Α	QnA	FX
•	×	•

The rules for device and instruction conversions when performing A <-> FX conversions are given here.

For instructions that cannot be converted, make a correction after instruction conversion by referring to the lists.

The instruction conversion list for conversions from A to FX is given in pages 80 to 85.

The instruction conversion list for conversions from FX to A is given in pages 86 to 92.

The indications \*, \*1, \*2, \*3, \*4, \*5, \*6, and \*7 in the lists refer to sources and destinations.

#### Device correspondence table for $A \to FX$ conversions

A Series	FX Series	Remarks
M	М	
M9000 to	M8255	
L	M8255	
F	M8255	
S	S	
x	X	The hexadecimal input numbers of the "A" series are condensed as octal numbers headed by X0 for the FX series
Υ	Υ	The hexadecimal input numbers of the "A" series are condensed as octal numbers headed by X0 for the FX series
В	M8255	
D	D	
D9000 to	D8255	
A0¤1	D8255	
R	D1000 to	
w	D8000 to	
Т	Τ	
С	С	
Z, Z1 to Z6	Z, Z1 to Z6	
172.16.	V, V1 to V6	
Р	P .	If out-of-range, the instruction becomes OUT M8255
l .	· 1	If out-of-range, the instruction becomes OUT M8255
N	N	If out-of-range, the instruction becomes OUT M8255
K	К	
Н	Н	
ıı iı	пп	
Z, Z1 to Z6	Z, Z1 to Z6	
Κ	κ	
V, V1 to V6	V, V1 to V6	

Devices that contain out-of-range device parts or extension parts are changed to M8255 if bits and D8255 if words.

### **Converting A series to FX series**

A Series	FX Series	Remarks
NOP	NOP	
LD *1	LD *1	
LDI *1	LDI *1	
OR *1	OR *1	
ORI *1	ORI *1	
AND *1	AND *1	
ANI *1	ANI *1	
ORB	ORB	
ANB	ANB	
MPS	MPS	
MRD	MRD	
MPP	MPP	
OUT *1	OUT *1	
OUT T/C* *2	OUT T/C* *2	
SET *1	SET *1	
RST *1	RST *1	
PLS *1	PLS *1	
PLF *1	PLF *1	
SFT *1	OUT M8255	
SFTP *1	OUT M8255	
MC *1 *2	MC *1 *2	
STOP	OUT M8255	¥
MCR *1	MCR *1	
FEND	FEND	
END	END	
NOPLF	OUT M8255	·
P*,I*	P*,I*	
LD= *1 *2	LD= *1 *2	
OR= *1 *2	OR= *1 *2	For models other than FX2N(C):
AND= *1 *2	AND= *1 *2	LD/OR/AND M8255
LD<> *1 *2	LD<> *1 *2	
OR<> *1 *2	OR<> *1 *2	For models other than FX2N(C):
AND<> *1 *2	AND<> *1 *2	LD/OR/AND M8255
LD> *1 *2	LD> *1 *2	
OR> *1 *2	OR> *1 *2	For models other than FX2N(C):
AND> *1 *2	AND> *1 *2	LD/OR/AND M8255
LD>= *1 *2	LD>= *1 *2	
OR>= *1 *2	OR>= *1 *2	For models other than FX2N(C):
AND>= *1 *2	AND>= *1 *2	LD/OR/AND M8255
LD< *1 *2	LD< *1 *2	
OR< *1 *2	OR< *1 *2	For models other than FX2N(C):
AND< *1 *2	AND< *1 *2	LD/OR/AND M8255

(continued on next page)

A Series	FX Series	Remarks
LD<= *1 *2	LD<= *1 *2	
OR<= *1 *2	OR<= *1 *2	For models other than FX2N(C):
AND<= *1 *2	AND<= *1 *2	LD/OR/AND M8255
LDD= *1 *2	LDD= *1 *2	
ORD= *1 *2	ORD= *1 *2	For models other than FX2N(C):
ANDD= *1 *2	ANDD= *1 *2	LD/OR/AND M8255
LDD<> *1 *2	LDD<> *1 *2	
ORD<> *1 *2	ORD<> *1 *2	For models other than FX2N(C):
ANDD<> *1 *2	ANDD<> *1 *2	LD/OR/AND M8255
LDD> *1 *2	LDD> *1 *2	
ORD> *1 *2	ORD> *1 *2	For models other than FX2N(C):
ANDD> *1 *2	ANDD> *1 *2	LD/OR/AND M8255
LDD>= *1 *2	LDD>= *1 *2	
ORD>= *1 *2	ORD>= *1 *2	For models other than FX2N(C):
ANDD>= *1 *2	ANDD>= *1 *2	LD/OR/AND M8255
LDD< *1 *2	LDD< *1 *2	
ORD< *1 *2	ORD< *1 *2	For models other than FX2N(C):
ANDD< *1 *2	ANDD< *1 *2	LD/OR/AND M8255
LDD<= *1 *2	LDD<= *1 *2	
ORD<= *1 *2	ORD<= *1 *2	For models other than FX2N(C):
ANDD<= *1 *2	ANDD<= *1 *2	LD/OR/AND M8255
+ *1 *2	ADD *1 *2 D8255	
+ *1 *2 *3	ADD *1 *2 *3	
- *1 *2	SUB *1 *2 D8255	
- *1 *2 *3	SUB *1 *2 *3	
D+ *1 *2	DADD *1 *2 D8255	
D+ *1 *2 *3	DADD *1 *2 *3	
D- *1 *2	DSUB *1 *2 D8255	
D- *1 *2 *3	DSUB *1 *2 *3	
* *1 *2 *3	MUL *1 *2 *3	
/*1 *2 *3	DIV *1 *2 *3	
D* *1 *2 *3	DMUL *1 *2 *3	
D/ *1 *2 *3	DDIV *1 *2 *3	
B+ *1 *2	OUT M8255	
B+ *1 *2 *3	OUT M8255	
B- *1 *2	OUT M8255	
B- *1 *2 *3	OUT M8255	
DB+ *1 *2	OUT M8255	
DB+ *1 *2 *3	OUT M8255	
DB- *1 *2	OUT M8255	:
DB- *1 *2 *3	OUT M8255	
B* *1 *2 *3	OUT M8255	
B/ *1 *2 *3	OUT M8255	
DB* *1 *2 *3	OUT M8255	
DB/ *1 *2 *3	OUT M8255	(continued on poyt page)

A Series	FX Series	Remarks
INC *1	INC *1	
DINC *1	DINC *1	
DEC *1	DEC *1	
DDEC *1	DDEC *1	
BCD *1 *2	BCD *1 *2	
DBCD *1 *2	DBCD *1 *2	
BIN *1 *2	BIN *1 *2	
DBIN *1 *2	DBIN *1 *2	
NEG *1	NEG *1	FX1, FX0N, FX0: OUT M8255
MOV *1 *2	MOV *1 *2	
DMOV *1 *2	DMOV *1 *2	
CML *1 *2	CML *1 *2	For FX1, FX0N, FX0: OUT M8255
DCML *1 *2	DCML *1 *2	For FX1, FX0N, FX0: OUT M8255
BMOV *1 *2 *3	BMOV *1 *2 *3	For FX1, FX0: M8255
FMOV *1 *2 *3	FMOV *1 *2 *3	For FX1, FX0N, FX0: OUT M8255
XCH *1 *2	XCH *1 *2	For FX1, FX0N, FX0: OUT M8255
DXCH *1 *2	DXCH *1 *2	For FX1, FX0N, FX0: OUT M8255
CJ *1	CJ *1	
SCJ *1	CJ *1	
SUB *1	OUT M8255	
CHG	OUT M8255	
WAND *1 *2	WAND *1 *2 D8255	
WAND *1 *2 *3	WAND *1 *2 *3	
WOR *1 *2	WOR *1 *2 D8255	
WOR *1 *2 *3	WOR *1 *2 *3	
WXOR *1 *2	WXOR *1 *2 D8255	
WXOR *1 *2 *3	WXOR *1 *2 *3	
WXNR *1 *2	OUT M8255	
WXNR *1 *2 *3	OUT M8255	
DAND *1 *2	DAND *1 *2 D8255	
DOR *1 *2	DOR *1 *2 D8255	
DXOR *1 *2	DXOR *1 *2 D8255	
DXNR *1 *2	OUT M8255	
ROR *1	ROR D8255 *1	For FX1, FX0N, FX0: OUT M8255
RCR *1	RCR D8255 *1	For FX1, FX0N, FX0: OUT M8255
ROL *1	ROL D8255 *1	For FX1, FX0N, FX0: OUT M8255
RCL *1	RCL D8255 *1	For FX1, FX0N, FX0: OUT M8255
DROR *1	OUT M8255	
DRCR *1	OUT M8255	
DROL *1	OUT M8255	
DRCL *1	OUT M8255	
SFR *1 *2	OUT M8255	
SFL *1 *2	OUT M8255	

A Series	FX Series	Remarks
BSFR *1 *2	OUT M8255	
BSFL *1 *2	OUT M8255	
DSFR *1 *2	OUT M8255	
DSFL *1 *2	OUT M8255	
BSET *1 *2	OUT M8255	
BRST *1 *2	OUT M8255	
DECO *1 *2 *3	DECO *1 *2 *3	
ENCO *1 *2 *3	ENCO *1 *2 *3	
SEG *1 *2	SEGD *1 *2	For FX1, FX0N, FX0: OUT M8255
DIS *1 *2 *3	OUT M8255	
UNI *1 *2 *3	OUT M8255	
SER *1 *2 *3	SER *1 *2 D8255 *3	For FX1, FX0N, FX0: OUT M8255
SUM *1	SUM *1 D8255	For FX1, FX0N, FX0: OUT M8255
DSUM *1	DSUM *1 D8255	For FX1, FX0N, FX0: OUT M8255
ASC *1 *2	ASC *1 *2	For FX1, FX0N, FX0: OUT M8255
CALL *1	CALL *1	For FX0N, FX0: M8255
FIFW *1 *2	OUT M8255	
FIFR *1 *2	OUT M8255	
FROM *1 *2 *3 *4	FROM *1 *2 *3 *4	For FX1, FX0: M8255
DFRO *1 *2 *3 *4	DFROM *1 *2 *3 *4	For FX1, FX0: M8255
TO *1 *2 *3 *4	TO *1 *2 *3 *4	For FX1, FX0: M8255
DTO *1 *2 *3 *4	DTO *1 *2 *3 *4	For FX1, FX0: M8255
LRDP *1 *2 *3 *4	OUT M8255	
LWTP *1 *2 *3 *4	OUT M8255	
RFRP *1 *2 *3 *4	OUT M8255	
RTOP *1 *2 *3 *4	OUT M8255	
PR *1 *2	PR *1 *2	For FX0N, FX0: M8255
PRC *1 *2	OUT M8255	
LED *1	OUT M8255	
LEDC *1	OUT M8255	
LEDR	OUT M8255	
LEDA *1	OUT M8255	
LEDB *1	OUT M8255	
SLT	OUT M8255	
SLTR	OUT M8255	
STRA	OUT M8255	
STRAR	OUT M8255	
WDT	WDT	
DUTY *1 *2 *3	OUT M8255	
CHK *1 *2	OUT M8255	
STC	SET M8022	
CLC	RST M8022	
JMP *1	CJ *1	

A Series	FX Series	Remarks		
DI	DI			
El	El			
IRET	IRET			
FOR *1	FOR *1			
NEXT	NEXT			
RET	SRET	For FX1, FX0: M8255		
СОМ	OUT M8255			

## Device correspondence table for $FX \to A$ conversions

FX Series	A Series	Remarks
М	М	
M8000 to	M9255	
S	M9255	The octal input numbers of the FX series are condensed as hexadecimal numbers headed by X0 for the "A" series
X	х	The octal input numbers of the FX series are condensed as hexadecimal numbers headed by X0 for the "A" series
Υ	Υ	
D	D	
D8000 to	D9255	
Т	Т	
C	С	
Z, Z1 to Z6	Z, Z1 to Z6	
V, V1 to V6	V, V1 to V6	
V7, Z7	D9255	
Р	Р	If out-of-range, the instruction becomes OUT M9255
1		If out-of-range, the instruction becomes OUT M9255
N	N	If out-of-range, the instruction becomes OUT M9255
K	K	
Н	Н	
	at ti	
Z, Z1 to Z6	Z, Z1 to Z6	If the device part is a device that cannot be converted, all devices containing this code become M9255 or D255.
V, V1 to V6	V, V1 to V6	If the device part is a device that cannot be converted, all devices containing this code become M9255 or D255.
V7, Z7	M9255, D9255	All devices containing this code become M9255 or D9255.
K	K	If the device part is a device that cannot be converted, all devices containing this code become M9255 or D255.

Devices that contain out-of-range device parts or extension parts are changed to M9255 if bits and D9255 if words.

## **Converting FX series to A series**

FX Series	A Series	Remarks
NOP	NOP	Helinarko
LD *1	LD *1	
LDI *1	LDI *1	7
LDP *1	LD M9255	FX2N(C) only
LDF *1	LD M9255	FX2N(C) only
OR *1	OR *1	1 AZIN(O) Only
ORI *1	ORI *1	
ORP *1	OR M9255	FX2N(C) only
ORF *1	OR M9255	FX2N(C) only
AND *1	AND *1	FAZIN(O) OTHY
	AND 1	
ANI *1	AND M9255	EVONICO and a
ANDF *1		FX2N(C) only
ANDF *1	AND M9255	FX2N(C) only
INV	AND M9255	FX2N(C) only
ORB	ORB	
ANB	ANB	
MPS	MPS	
MRD	MRD	
MPP	MPP	
OUT *1	OUT *1	
OUT T/C0 to 199 *2	OUT T/C *2	
OUT C200 to *2	OUT M9255	32-bit counters are not changed.
SET *1	SET *1	
RST *1	RST *1	
PLS *1	PLS *1	
PLF *1	PLF *1	
MC *1 *2	MC *1 *2	
MCR *1	MCR *1	
FEND	FEND	
END	END	
P*,I*	P*,I*	
LD= *1 *2	LD= *1 *2	FX2N(C) only
OR= *1 *2	OR= *1 *2	
AND= *1 *2	AND= *1 *2	
LD<> *1 *2	LD<> *1 *2	FX2N(C) only
OR<> *1 *2	OR<> *1 *2	
AND<> *1 *2	AND<> *1 *2	
LD> *1 *2	LD> *1 *2	FX2N(C) only
OR> *1 *2	OR> *1 *2	
AND> *1 *2	AND> *1 *2	
LD>= *1 *2	LD>= *1 *2	FX2N(C) only
OR>= *1 *2	OR>= *1 *2	
AND>= *1 *2	AND>= *1 *2	

FX Series	A Series	Remarks		
LD< *1 *2	LD< *1 *2	FX2N(C) only		
OR< *1 *2	OR< *1 *2			
AND< *1 *2	AND< *1 *2			
LD<= *1 *2	LD<= *1 *2	FX2N(C) only		
OR<= *1 *2	OR<= *1 *2			
AND<= *1 *2	AND<= *1 *2			
LDD= *1 *2	LDD= *1 *2	FX2N(C) only		
ORD= *1 *2	ORD= *1 *2			
ANDD= *1 *2	ANDD= *1 *2			
LDD<> *1 *2	LDD<> *1 *2	FX2N(C) only		
ORD<> *1 *2	ORD<> *1 *2			
ANDD<> *1 *2	ANDD<> *1 *2			
LDD> *1 *2	LDD> *1 *2	FX2N(C) only		
ORD> *1 *2	ORD> *1 *2			
ANDD> *1 *2	ANDD> *1 *2			
LDD>= *1 *2	LDD>= *1 *2	FX2N(C) only		
ORD>= *1 *2	ORD>= *1 *2			
ANDD>= *1 *2	ANDD>= *1 *2			
LDD< *1 *2	LDD< *1 *2	FX2N(C) only		
ORD< *1 *2	ORD< *1 *2			
ANDD< *1 *2	ANDD< *1 *2	`		
LDD<≃ *1 *2	LDD<= *1 *2	FX2N(C) only		
ORD<= *1 *2	ORD<= *1 *2			
ANDD<= *1 *2	ANDD<= *1 *2			
СМР	OUT M9255			
DCMP	OUT M9255			
ZCP	OUT M9255			
DZCP	OUT M9255			
DECMP	OUT M9255			
DEZCP	OUT M9255			
ADD *1 *2 *2	+ *1 *2 *3			
SUB *1 *2 *2	- *1 *2 *3			
DADD *1 *2 *2	D+ *1 *2 *3			
DSUB *1 *2 *2	D- *1 *2 *3			
MUL *1 *2 *3	* *1 *2 *3			
DIV *1 *2 *3	/ *1 *2 *3			
DMUL *1 *2 *3	D* *1 *2 *3			
DDIV *1 *2 *3	D/ *1 *2 *3			
DEADD *1 *2 *3	OUT M9255			
DESUB *1 *2 *3	OUT M9255	·		
DEMUL *1 *2 *3	OUT M9255			
DEDIV *1 *2 *3	OUT M9255			
INC *1	INC *1			
DINC *1	DINC *1			

FX Series	A Series	Remarks
DEC *1	DEC *1	
DDEC *1	DDEC *1	
BCD *1 *2	BCD *1 *2	
DBCD *1 *2	DBCD *1 *2	
BIN *1 *2	BIN *1 *2	
DBIN *1 *2	DBIN *1 *2	
INT *1 *2	OUT M9255	FX2N(C) only
DINT *1 *2	OUT M9255	FX2N(C) only
GRY *1 *2	OUT M9255	FX2N(C) only
DGRY *1 *2	OUT M9255	FX2N(C) only
GBIN *1 *2	OUT M9255	FX2N(C) only
DGBIN *1 *2	OUT M9255	FX2N(C) only
NEG *1	NEG *1	
DNEG *1	OUT M9255	
DEBCD	OUT M9255	
DEBIN	OUT M9255	
MOV *1 *2	MOV *1 *2	
DMOV *1 *2	DMOV *1 *2	
CML *1 *2	CML *1 *2	
DCML *1 *2	DCML *1 *2	·
BMOV *1 *2 *3	BMOV *1 *2 *3	
FMOV *1 *2 *3	FMOV *1 *2 *3	
XCH *1 *2	XCH *1 *2	
DXCH *1 *2	DXCH *1 *2	
SWAP *1	OUT M9255	FX2N(C) only
SMOV	OUT M9255	
DSWAP *1	OUT M9255	FX2N(C) only
DFMOV *1 *2 *3	OUT M9255	
CJ *1	CJ *1	
REF	OUT M9255	
REFF	OUT M9255	
HSCS	OUT M9255	
DHSCS	OUT M9255	
HSCR	OUT M9255	
DHSCR	OUT M9255	
HSZ	OUT M9255	
DHSZ	OUT M9255	
WAND *1 *2 *3	WAND *1 *2 *3	
WOR *1 *2 *3	WOR *1 *2 *3	
WXOR *1 *2 *3	WXOR *1 *2 *3	
DAND *1 *2 *3	DAND *1 *2	
DOR *1 *2 *3	DOR *1 *2	
DXOR *1 *2 *3	DXOR *1 *2	
ROR *1 *2	ROR *2	

FX Series	A Series	Remarks
RCR *1 *2	RCR *2	
ROL *1 *2	ROL *2	
RCL *1 *2	RCL *2	
DROR *1 *2	DROR *2	
DRCR *1 *2	DRCR *2	
DROL *1 *2	DROL *2	
DRCL *1 *2	DRCL *2	
SFTR *1 *2 *3 *4	OUT M9255	
SFTL *1 *2 *3 *4	OUT M9255	
WSFR *1 *2 *3 *4	OUT M9255	
WSFL *1 *2 *3 *4	OUT M9255	
SFWR *1 *2 *3	OUT M9255	
SFRD *1 *2 *3	OUT M9255	
SER *1 *2 *3 *4	SER *1 *2 *4	
DSER *1 *2 *3 *4	OUT M9255	
DECO *1 *2 *3	DECO *1 *2 *3	·
ENCO *1 *2 *3	ENCO *1 *2 *3	
SORT *1 *2 *3 *4 *5	OUT M9255	
ASC *1 *2	ASC *1 *2	
ZRST *1 *2	OUT M9255	
SUM *1 *2	SUM *1	'
DSUM *1 *2	DSUM *1	
BON *1 *2 *3	OUT M9255	
DBON *1 *2 *3	OUT M9255	
MEAN *1 *2 *3	OUT M9255	
DMEAN *1 *2 *3	OUT M9255	
ANS *1 *2 *3	OUT M9255	
ANR	OUT M9255	
FLT *1 *2	OUT M9255	FX2N(C) only
DFLT *1 *2	OUT M9255	FX2N(C) only
CALL *1	CALL *1	
FROM *1 *2 *3 *4	FROM *1 *2 *3 *4	
DFROM *1 *2 *3 *4	DFRO *1 *2 *3 *4	
TO *1 *2 *3 *4	TO *1 *2 *3 *4	
DTO *1 *2 *3 *4	DTO *1 *2 *3 *4	
PR *1 *2	PR *1 *2	
HEX *1 *2 *3	OUT M9255	
ASCI *1 *2 *3	OUT M9255	
SQR *1 *2	OUT M9255	
DSQR	OUT M9255	
DESQR *1 *2	OUT M9255	
DSIN *1 *2	OUT M9255	FX2N(C) only
DCOS *1 *2	OUT M9255	FX2N(C) only
DTAN *1 *2	OUT M9255	FX2N(C) only

FX Series	A Series	Remarks
ТСМР	OUT M9255	
TZCP	OUT M9255	
TADD	OUT M9255	
TSUB	OUT M9255	
TRD	OUT M9255	
TWR	OUT M9255	
PID	OUT M9255	
TKY	OUT M9255	
DTKY	OUT M9255	
HKY	OUT M9255	
DHKY	OUT M9255	
DSW	OUT M9255	
SEGD	OUT M9255	
SEGL	OUT M9255	·
ARWS	OUT M9255	
RS	OUT M9255	
PRUN	OUT M9255	
DPRUN	OUT M9255	
CCD	OUT M9255	
VRRD	OUT M9255	·
VRSC	OUT M9255	
MNET	OUT M9255	
ANRD	OUT M9255	
ANWR	OUT M9255	
RMST	OUT M9255	
RMWR	OUT M9255	
DRMWR	OUT M9255	
RMRD	OUT M9255	
DRMRD	OUT M9255	
RMMN	OUT M9255	
BLK	OUT M9255	
MCDE	OUT M9255	
WDT	WDT	
TTMR	OUT M9255	
STMR	OUT M9255	
ROTC	OUT M9255	
SPD	OUT M9255	
PLSY	OUT M9255	
PWM	OUT M9255	
MTR	OUT M9255	
DPLSY	OUT M9255	
IST	OUT M9255	
ABSD	OUT M9255	
DABSD	OUT M9255	

FX Series	A Series	Remarks		
INCD	OUT M9255			
ALT	OUT M9255			
RAMP	OUT M9255			
PLSR	OUT M9255			
OPT	OUT M9255			
DPLSR	OUT M9255			
DOPT	OUT M9255			
FNC**/FNCD**	OUT M9255			
DI	DI			
El	El	1		
IRET	IRET			
SRET	RET			
FOR *1	FOR *1			
NEXT	NEXT			
STL *1	OUT M9255			
RET	OUT M9255			

## GPP Function software for Windows SW2D5C-GPPW-E SW2D5F-GPPW-E Operating Manual

MODEL	SW2D5-GPPW-OPE-E
MODEL CODE	13J937
IB(NA)-66877-A(9810)MEE	



HEAD OFFICE : MITSUBISHI DENKI BLDG MARUNOUCHI TOKYO 100-0005 TELEX : J24532 CABLE MELCO TOKYO NAGOYA WORKS : 1-14 , YADA-MINAMI 5 , HIGASHI-KU, NAGOYA , JAPAN

When exported from Japan, this manual does not require application to the Ministry of International Trade and Industry for service transaction permission.