APPLICATION
AC100V~200V three-phase inverter drive for small power motor control.

Fig. 1 PACKAGE OUTLINES (PS21997-4)

INTEGRATED DRIVE, PROTECTION AND SYSTEM CONTROL FUNCTIONS
- For P-side: Drive circuit, High voltage high-speed level shifting, Control supply under-voltage (UV) protection.
- For N-side: Drive circuit, Control supply under-voltage protection (UV), Short circuit protection (SC).
- Fault signaling: Corresponding to a SC fault (N-side IGBT), a UV fault (N-side supply).
- Input interface: 3~5V line (High Active).
- UL Recognized: Yellow Card No. E89276

Note: CSTBT is a registered trademark of MITSUBISHI ELECTRIC CORPORATION in Japan.
*) Two VNC terminals (9 & 16 pin) are connected inside DIPIPM, please connect either one to the 15V power supply GND outside and leave another one open.
MITSUBISHI SEMICONDUCTOR <Dual-in-Line Package Intelligent Power Module>

PS21997-4/-4A/-4C/-4W
TRANSFER-MOLD TYPE
INSULATED TYPE

Fig. 4 BOTH SIDES ZIGZAG TERMINAL TYPE PACKAGE OUTLINES (PS21997-4W)

TERMINAL CODE
1. VNC
2. U
3. Vn
4. W
5. V
6. Wn
7. R
8. Vn*
9. U
10. U
11. Vn
12. W
13. Wn
14. F
15. CIN
16. Vnc*
17. NC
18. N
19. N
20. W
21. V
22. U
23. P
24. N
25. NC

*) Two Vnc terminals (9 & 16 pin) are connected inside DIPIPM, please connect either one to the 15V power supply GND outside and leave another one open.

QR Code is registered trademark of DENSO WAVE INCORPORATED in JAPAN and other countries.

Fig. 5 INTERNAL FUNCTIONS BLOCK DIAGRAM (TYPICAL APPLICATION EXAMPLE)

C1 : Electrolytic type with good temperature and frequency characteristics. The capacitance also depends on the PWM control strategy of the application system.
C2 : 0.22μF ceramic capacitor with good temperature, frequency and DC bias characteristics.
D1 : Bootstrap diode (VRRM=600V or more, trr=100ns or less)
D2 : Zener diode (24V/1W)
Z : Surge absorber
C : AC filter (ceramic capacitor 2.2n -6.5nF) (Common-mode noise filter)

AC line input
Inrush limiting circuit
P-side input (PWM)
DIPIMP
N

N1
Vnc

F0 output (5V line)
Wn

Input signal conditioner
U

AC Output

M

N-side IGBTs

P-side IGBTs

N-side input (PWM)

P-side input (PWM)

F0 output (5V line)

15V line)
Fig. 6 EXTERNAL PART OF THE DIPIPM PROTECTION CIRCUIT

Short Circuit Protective Function (SC) :
SC protection is achieved by sensing the N-side DC-Bus current (through the external shunt resistor) after allowing a suitable filtering time (defined by the RC circuit).
When the sensed shunt voltage exceeds the SC trip-level, all the N-side IGBTs are turned OFF and a fault signal (Fo) is output. Since the SC fault may be repetitive, it is recommended to stop the system when the Fo signal is received and check the fault.

Note 1: In the recommended external protection circuit, please select the RC time constant in the range 1.5~2.0 µs.
2: To prevent erroneous protection operation, the wiring of A, B, C should be as short as possible.

MAXIMUM RATINGS (Tj = 25°C, unless otherwise noted)

### INVERTER PART

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Condition</th>
<th>Ratings</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vcc</td>
<td>Supply voltage</td>
<td>Applied between P-N</td>
<td>450</td>
<td>V</td>
</tr>
<tr>
<td>Vcc(surge)</td>
<td>Supply voltage (surge)</td>
<td>Applied between P-N</td>
<td>500</td>
<td>V</td>
</tr>
<tr>
<td>Vces</td>
<td>Collector-emitter voltage</td>
<td></td>
<td>600</td>
<td>V</td>
</tr>
<tr>
<td>zIC</td>
<td>Each IGBT collector current</td>
<td>Tc = 25°C</td>
<td>30</td>
<td>A</td>
</tr>
<tr>
<td>zICP</td>
<td>Each IGBT collector current (peak)</td>
<td>Tc = 25°C, less than 1ms</td>
<td>60</td>
<td>A</td>
</tr>
<tr>
<td>Pc</td>
<td>Collector dissipation</td>
<td>Tc = 25°C, per 1 chip</td>
<td>47.6</td>
<td>W</td>
</tr>
<tr>
<td>Tj</td>
<td>Junction temperature</td>
<td>(Note 1)</td>
<td>–20~+125°C</td>
<td></td>
</tr>
</tbody>
</table>

Note 1: The maximum junction temperature rating of the power chips integrated within the DIPIPM is 150°C (@ Tc ≤ 100°C). However, to ensure safe operation of the DIPIPM, the average junction temperature should be limited to Tj(ave) ≤ 125°C (@ Tc ≤ 100°C).

### CONTROL (PROTECTION) PART

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Condition</th>
<th>Ratings</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vb</td>
<td>Control supply voltage</td>
<td>Applied between VP1-VNC, VN1-VNC</td>
<td>20</td>
<td>V</td>
</tr>
<tr>
<td>Vb(s)</td>
<td>Control supply voltage</td>
<td>Applied between VVFB-U, VVFB-V, VVFB-W</td>
<td>20</td>
<td>V</td>
</tr>
<tr>
<td>VN</td>
<td>Input voltage</td>
<td>Applied between UP, VP, WP, UN, VN, WN-VNC</td>
<td>–0.5~V0+0.5</td>
<td>V</td>
</tr>
<tr>
<td>VFO</td>
<td>Fault output supply voltage</td>
<td>Applied between FO-VNC</td>
<td>–0.5~V0+0.5</td>
<td>V</td>
</tr>
<tr>
<td>IPO</td>
<td>Fault output current</td>
<td>Sink current at Fo terminal</td>
<td>–1</td>
<td>mA</td>
</tr>
<tr>
<td>VSC</td>
<td>Current sensing input voltage</td>
<td>Applied between Cin-VNC</td>
<td>–0.5~V0+0.5</td>
<td>V</td>
</tr>
</tbody>
</table>
TOTAL SYSTEM

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Condition</th>
<th>Ratings</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCC(PROT)</td>
<td>Self protection supply voltage limit (short circuit protection capability)</td>
<td>VD = 13.5~16.5V, Inverter part Tj = 125°C, non-repetitive, less than 2µs</td>
<td>400</td>
<td>V</td>
</tr>
<tr>
<td>TC</td>
<td>Module case operation temperature</td>
<td>(Note 2)</td>
<td>–20~+100</td>
<td>°C</td>
</tr>
<tr>
<td>Tstg</td>
<td>Storage temperature</td>
<td></td>
<td>–40~+125</td>
<td>°C</td>
</tr>
<tr>
<td>V iso</td>
<td>Isolation voltage</td>
<td>60Hz, Sinusoidal, 1 minute, Between pins and heat sink plate</td>
<td>1500</td>
<td>Vrms</td>
</tr>
</tbody>
</table>

Note 2: Tc measurement point

THERMAL RESISTANCE

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Condition</th>
<th>Limits</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rth(j-c) Q</td>
<td>Junction to case thermal resistance</td>
<td>Inverter IGBT part (per 1/6 module)</td>
<td>—</td>
<td>2.1</td>
</tr>
<tr>
<td>Rth(j-c) F</td>
<td>Inverter FWDi part (per 1/6 module)</td>
<td>—</td>
<td>—</td>
<td>3.0</td>
</tr>
</tbody>
</table>

Note 3: Grease with good thermal conductivity and long-term quality should be applied evenly with +100µm~+200µm on the contacting surface of DIPIPM and heat sink. The contacting thermal resistance between case and heat sink (Rth(c-f)) is determined by the thickness and the thermal conductivity of the applied grease. For reference, Rth(c-f) (per 1/6 module) is about 0.3°C/W when the grease thickness is 20µm and the thermal conductivity is 1.0W/mK.

ELECTRICAL CHARACTERISTICS (Tj = 25°C, unless otherwise noted)

INVERTER PART

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Condition</th>
<th>Limits</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCE(sat)</td>
<td>Collector-emitter saturation voltage</td>
<td>VD = VDB = 15V, IC = 30A, Tj = 25°C</td>
<td>1.90</td>
<td>2.50</td>
</tr>
<tr>
<td>VCE</td>
<td>FWDi forward voltage</td>
<td>Tj = 25°C, −IC = 30A, VIN = 6V</td>
<td>1.70</td>
<td>2.20</td>
</tr>
<tr>
<td>ton</td>
<td>Switching times</td>
<td>VCC = 300V, VD = VDB = 15V, IC = 30A, Tj = 125°C, VIN = 0 ↔ 5V Inductive load (upper-lower arm)</td>
<td>0.70</td>
<td>1.30</td>
</tr>
<tr>
<td>tr</td>
<td>—</td>
<td>—</td>
<td>0.30</td>
<td>—</td>
</tr>
<tr>
<td>tc(on)</td>
<td>—</td>
<td>—</td>
<td>0.40</td>
<td>0.60</td>
</tr>
<tr>
<td>tc(off)</td>
<td>—</td>
<td>—</td>
<td>1.70</td>
<td>2.65</td>
</tr>
<tr>
<td>tce</td>
<td>—</td>
<td>—</td>
<td>0.40</td>
<td>1.00</td>
</tr>
<tr>
<td>ICES</td>
<td>Collector-emitter cut-off current</td>
<td>VCE = VCES Tj = 25°C Tj = 125°C</td>
<td>—</td>
<td>—</td>
</tr>
</tbody>
</table>

Note 2: TC measurement point
CONTROL (PROTECTION) PART

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Condition</th>
<th>Limits</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Io</td>
<td>Circuit current</td>
<td>$V_D = V_DB = 15V$</td>
<td>—</td>
<td>2.80 mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$V_IN = 5V$</td>
<td>—</td>
<td>0.55 mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$V_D = V_DB = 15V$</td>
<td>—</td>
<td>2.80 mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$V_IN = 0V$</td>
<td>—</td>
<td>0.55 mA</td>
</tr>
<tr>
<td>V_OH</td>
<td>Fault output voltage</td>
<td>$V_SC = 0V$, $F_O$ terminal pull-up to $5V$ by $10k\Omega$</td>
<td>4.9</td>
<td>V</td>
</tr>
<tr>
<td>V_OL</td>
<td></td>
<td>$V_SC = 1V$, $F_O$ = 1mA</td>
<td>—</td>
<td>0.95 V</td>
</tr>
<tr>
<td>V_SC(ref)</td>
<td>Short circuit trip level</td>
<td>$V_D = 15V$</td>
<td>0.43</td>
<td>V</td>
</tr>
</tbody>
</table>

**Note 4:** Short circuit protection works only for the N-side. Please select the external shunt resistance such that the SC trip-level is up to 1.7 times of the current rating.

**Note 5:** Fault signal is asserted only corresponding to a SC or a UV failure at N-side, and the $F_O$ pulse width is different for each failure modes. For SC failure, $F_O$ output is with a fixed width of 40 µs (min), but for UV failure, $F_O$ outputs continuously during the whole UV period, however, the minimum $F_O$ pulse width is 40µs (min) for very short UV period less than 40µs.

MECHANICAL CHARACTERISTICS AND RATINGS

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Condition</th>
<th>Limits</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Mounting torque</td>
<td>Mounting screw : M3</td>
<td>Recommended : 0.69 N·m</td>
<td>0.59</td>
</tr>
<tr>
<td>Weight</td>
<td></td>
<td></td>
<td>—</td>
</tr>
<tr>
<td>Heat-sink flatness</td>
<td></td>
<td></td>
<td>—</td>
</tr>
</tbody>
</table>

**Note 6:** Plain washers (ISO 7089~7094) are recommended.

**Note 7:** Flatness measurement position
## RECOMMENDED OPERATION CONDITIONS

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Condition</th>
<th>Limits</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vcc</td>
<td>Supply voltage</td>
<td>Applied between P-N</td>
<td>0</td>
<td>300</td>
</tr>
<tr>
<td>Vd</td>
<td>Control supply voltage</td>
<td>Applied between VP1-VNC, VN1-VNC</td>
<td>13.5</td>
<td>15.0</td>
</tr>
<tr>
<td>Vdb</td>
<td>Control supply voltage</td>
<td>Applied between VUFb-U, VVFb-V, VWFB-W</td>
<td>13.0</td>
<td>15.0</td>
</tr>
<tr>
<td>ΔVd, ΔVdb</td>
<td>Control supply variation</td>
<td>–1</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>t&lt;sub&gt;load&lt;/sub&gt;</td>
<td>Arm shot-through blocking time</td>
<td>For each input signal, T&lt;sub&gt;c&lt;/sub&gt; ≤ 100°C</td>
<td>2.0</td>
<td>—</td>
</tr>
<tr>
<td>fPWM</td>
<td>PWM input frequency</td>
<td>T&lt;sub&gt;c&lt;/sub&gt; ≤ 100°C, T&lt;sub&gt;j&lt;/sub&gt; ≤ 125°C; fPWM = 5kHz</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>io</td>
<td>Allowable rms current</td>
<td>—</td>
<td>—</td>
<td>15.0</td>
</tr>
<tr>
<td>PWIN(on)</td>
<td></td>
<td>V&lt;sub&gt;cc&lt;/sub&gt; = 300V, Vd = Vdb = 15V, P.F = 0.8, sinusoidal PWM, T&lt;sub&gt;j&lt;/sub&gt; ≤ 125°C, T&lt;sub&gt;c&lt;/sub&gt; ≤ 100°C</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>PWIN(off)</td>
<td>Allowable minimum input pulse width</td>
<td>V&lt;sub&gt;cc&lt;/sub&gt; = 200V ≤ V&lt;sub&gt;cc&lt;/sub&gt; ≤ 350V, 13.5V ≤ V&lt;sub&gt;d&lt;/sub&gt; ≤ 16.5V, 13.0V ≤ V&lt;sub&gt;db&lt;/sub&gt; ≤ 18.5V, -20°C ≤ T&lt;sub&gt;c&lt;/sub&gt; ≤ 100°C, N-line wiring inductance less than 10nH</td>
<td>Below rated current</td>
<td>1.5</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(Note 8)</td>
<td>Between rated current and 1.7 times of rated current</td>
<td>3.0</td>
</tr>
<tr>
<td>Vnc</td>
<td>Vnc variation</td>
<td>Between Vnc-N (including surge)</td>
<td>—5.0</td>
<td>—</td>
</tr>
</tbody>
</table>

### Note 8
The allowable rms current value depends on the actual application conditions.

### Note 9
Input signal with on pulse width less than PWIN(on) might make no response.

### Note 10
Input signal with off pulse width less than PWIN(off) might make no response, or make delayed response to P-side input only.
(The delay is less than about 4μs.)

Please refer Fig.7 about delayed response and Fig.11 about N-line inductance.

---

**Fig. 7 About Delayed Response Against Shorter Input Off Signal Than PWIN(off) (P-side only)**

- P-side control input
- Internal IGBT gate
- Output current Ic

Real line—off pulse width>PWIN(off); turn on time t1
Broken line—off pulse width<PWIN(off); turn on time t2
Fig. 8 THE DIPIPM INTERNAL CIRCUIT

- HVIC
- LVIC
- IGBT1
- IGBT2
- IGBT3
- IGBT4
- IGBT5
- IGBT6
- Di1
- Di2
- Di3
- Di4
- Di5
- Di6
- Vcc
- Vout
- Vin
- Vref
- VCC
- VN
- WN
- Fo
- VN
- WN
- Fo
- CIN
- VNO
- GND
- P
- U
- V
- W
- N
- CIN
Fig. 9 TIMING CHART OF THE PROTECTIVE FUNCTIONS

[A] Short-Circuit Protection (N-side only with the external shunt resistor and RC filter)

1. Normal operation: IGBT ON and carrying current.
2. Short circuit is detected (SC trigger).
3. All N-side IGBTs' gates are hard interrupted.
4. All N-side IGBTs turn OFF.
5. Fo is output (tFO(min) = 40μs).
6. Input “L”.
7. Input “H”. But IGBT is still OFF state during outputting Fo.
8. IGBT turns ON when L→H signal is input after Fo is reset.

[b1] Normal operation: IGBT ON and carrying current.
[b2] V0 level rises over under voltage reset level (UVbr), the circuits start to operate when next input is applied.
[b3] Normal operation: IGBT ON and carrying current.
[b4] V0 level rises over under voltage trip level (UVbr).
[b5] Fo is output. (tFO ≥ 40μs and Fo outputs continuously during UV period).
[b6] V0 level rises over UVbr.
[b7] Normal operation: IGBT ON and carrying current.
[C] Under-Voltage Protection (P-side, UV\textsubscript{DB})

c1. Control supply voltage V\textsubscript{DB} rises : After V\textsubscript{DB} level rises over under voltage reset level (UV\textsubscript{DB}r), the circuits start to operate when next input is applied.

c2. Normal operation : IGBT ON and carrying current.

c3. V\textsubscript{DB} level dips to under voltage trip level (UV\textsubscript{DB}t).

c4. P-side IGBT turns OFF in spite of control input signal level, but there is no Fo signal output.

c5. V\textsubscript{DB} level rises over UV\textsubscript{DB}t.


Fig. 10 AN INSTANCE OF INTERFACE CIRCUIT

Note : The setting of RC coupling at each input (parts shown dotted) depends on the PWM control scheme and the wiring impedance of the printed circuit board.

Input circuit integrates a 3.3k\Omega (min) pull-down resistor. Therefore, when using an external filtering resistor, pay attention to the turn-on threshold voltage.

Fig. 11 WIRING CONNECTION OF SHUNT RESISTOR

Wiring inductance should be less than 10nH.

Equivalent to the inductance of a copper pattern in dimension of width=3mm, thickness=100\mu m, length=17mm

Please connect GND wiring from V\textsubscript{NC} terminal to the shunt resistor terminal as close as possible.
Fig. 12 AN EXAMPLE OF TYPICAL DIPIPM APPLICATION CIRCUIT

Note 1: Input drive is High-active type. There is a 3.3kΩ (Min.) pull-down resistor in the input circuit of IC. To prevent malfunction, the wiring of each input should be as short as possible. When using RC coupling circuit, make sure the input signal level meet the turn-on and turn-off threshold voltage.

2: Thanks to HVIC inside the module, direct coupling to MCU without any opto-coupler or transformer isolation is possible.

3: Fo output is open drain type. It should be pulled up to the MCU or control power supply (e.g. 5V, 15V) by a resistor that makes IFo up to 1mA.

4: To prevent erroneous protection, the wiring of A, B, C should be as short as possible.

5: The time constant R1C4 of the protection circuit should be selected in the range of 1.5-2μs. SC interrupting time might vary with the wiring pattern. Tight tolerance, temp-compensated type is recommended for R1, C4

6: All capacitors should be mounted as close to the terminals of DIPIPM as possible. (C1: good temperature, frequency characteristic electrolytic type, and C2, C3 (0.22~2μF) : good temperature, frequency and DC bias characteristic ceramic type are recommended.)

7: To prevent surge destruction, the wiring between the smoothing capacitor and the P, N1 terminals should be as short as possible. Generally a 0.1-0.22μF snubber between the P-N1 terminals is recommended.

8: Two VNC terminals (9 & 16 pin) are connected inside DIPIPM, please connect either one to the 15V power supply GND and leave the other open.

9: It is recommended to insert a Zener diode (24V/1W) between each pair of control supply terminals to prevent surge destruction.

10: If control GND is connected with power GND by common broad pattern, it may cause malfunction by power GND fluctuation. It is recommended to connect control GND and power GND at only a point N1.

11: High voltage (VRMM =600V or more) and fast recovery type (trr=100ns or less) diodes should be used in the bootstrap circuit.