


< DIPIPM > SLIMDIP-W TRANSFER MOLDING TYPE

INSULATED TYPE



MAXIMUM RATINGS (T_j = 25°C, unless otherwise noted)

INVERTER PART

Symbol	Parameter	Condition		Ratings	Unit
V _{cc}	Supply voltage	Applied between P-NU,NV,NW		450	V
V _{CC(surge)}	Supply voltage (surge)	Applied between P-NU,NV,NW		500	V
V _{CES}	Collector-emitter voltage			600	V
±lc	Each IGBT collector current	T _C = 25°C	(Note 1)	15	Α
$\pm I_{CP}$	Each IGBT collector current (peak)	T _c = 25°C, less than 1ms		30	Α
Tj	Junction temperature		(Note 2)	-30~+150	°C

Note1: Pulse width and period are limited due to junction temperature.

Note2 The maximum junction temperature rating of the power chips integrated within the DIPIPM is 150°C (@Tc≤115°C) however, to insure safe operation of the DIPIPM, the average junction temperature should be limited to Tj(ave) ≤125°C (@Tc≤115°C).

CONTROL (PROTECTION) PART


Symbol	Parameter	Condition	Ratings	Unit
VD	Control supply voltage	Applied between VP1-VNC, VN1-VNC	20	V
V _{DB}	Control supply voltage	Applied between V _{UFB} -V _{UFS} , V _{VFB} -V _{VFS} , V _{WFB} -V _{WFS}	20	V
V _{IN}	Input voltage	Applied between UP, VP, WP, UN, VN, WN-VNC	-0.5~V _D +0.5	V
V _{FO}	Fault output supply voltage	Applied between Fo-V _{NC}	-0.5~V _D +0.5	V
I _{FO}	Fault output current	Sink current at F _o terminal	1	mA
V _{SC}	Current sensing input voltage	Applied between CIN-V _{NC}	-0.5~V _D +0.5	V


TOTAL SYSTEM

Symbol	Parameter Condition		Ratings	Unit
V _{CC(PROT)}	Self protection supply voltage limit $V_D = 13.5 \sim 16.5 V$, Inverter Part(Short circuit protection capability) $T_i = 150^{\circ}C$, non-repetitive, less than 2µs		400	V
Tc	Module case operation temperature	Measurement point of Tc is described in Fig.1 (Note3)	-30~+115	°C
T _{stg}	Storage temperature		-40~+125	°C
V _{iso}	Isolation voltage	60Hz, Sinusoidal, AC 1min, between connected all pins and heat sink plate	2000	V _{rms}

Note3 T_c MEASUREMENT POINT

Fig. 1





THERMAL RESISTANCE

Symbol	Boromotor	Condition		Limits		
Symbol Parameter		Condition		Тур.	Max.	Unit
R _{th(j-c)Q}	Junction to case thermal resistance (Note 4)	Inverter RC-IGBL part (per 1/6 module)		-	4.0	K/W

Note 4: Grease with good thermal conductivity and long-term endurance should be applied evenly with about +100µm~+200µm on the contacting surface of DIPIPM and heat sink. The contacting thermal resistance between DIPIPM case and heat sink Rth(c-f) is determined by the thickness and the thermal conductivity of the applied grease. For reference, Rth(c-f) is about 0.4K/W (per 1/6 module, grease thickness: 20µm, thermal conductivity: 1.0W/m•K).

ELECTRICAL CHARACTERISTICS ($T_j = 25^{\circ}C$, unless otherwise noted)

INVERTER PART

Currente e l	Deveryeter	0.00			Limits		
Symbol	Parameter	Condition		Min.	Тур.	Max.	Unit
M	Collector-emitter saturation	(1 - 1) = 1 = 1 = 1 = 1	I _C = 15A, T _j = 25°C	-	1.95	2.40	v
$V_{\text{CE}(\text{sat})}$	voltage $V_D = V_{DB} = 15V, V_{IN} = 5V$	I _C = 15A, T _j = 125°C	-	2.30	2.75	- V	
V _{EC}	FWDi forward voltage	V _{IN} = 0V, -I _C = 15A	V _{IN} = 0V, -I _C = 15A		1.60	2.20	V
t _{on}				0.60	1.00	1.40	μs
t _{C(on)}		V_{CC} = 300V, V_{D} = V_{DB} = 15V		-	0.35	0.60	μs
t _{off}	Switching times	nes I _C = 15A, T _j = 125°C, V _{IN} = 0↔5V	5V	-	1.15	1.60	μs
t _{C(off)}		Inductive Load (upper-lower	arm)	-	0.15	0.30	μs
t _{rr}				-	0.20	-	μs
1	Collector-emitter cut-off	<u>)/ -)/</u>	T _j = 25°C	-	-	1	mA
ICES	current	V _{CE} =V _{CES}	T _i = 125°C	-	-	10	IIIA

CONTROL (PROTECTION) PART


Symbol	Parameter	ter Condition -		Limits			Unit
Symbol	Falameter			Min.	Тур.	Max.	Onit
			V _D =15V, V _{IN} =0V	-	-	3.10	
ID	Circuit current	Total of V_{P1} - V_{NC} , V_{N1} - V_{NC}	V _D =15V, V _{IN} =5V	-	-	4.20	
		Each part of V _{UFB} -V _{UFS} ,	$V_D = V_{DB} = 15V, V_{IN} = 0V$	-	-	0.10	mA
IDB		V _{VFB} -V _{VFS} , V _{WFB} -V _{WFS} V _D =V _{DB} =15V, V _{IN} =5V	$V_D = V_{DB} = 15V, V_{IN} = 5V$	-	-	0.10	
V _{SC(ref)}	Short circuit trip level	V _D = 15V	(Note 5)	0.455	0.480	0.505	V
UV _{DBt}	P-side Control supply under-	Trip level		9.0	10.0	12.0	V
UV_{DBr}	voltage protection(UV)	Reset level		9.0	10.0	12.0	V
UV _{Dt}	N-side Control supply under- voltage protection(UV) Trip level Reset level Reset level			10.3	-	12.5	V
UV _{Dr}			10.8	-	13.0	V	
V _{OT}	Temperature Output	Pull down R=5.1kΩ (Note 6)	LVIC Temperature=95°C	2.76	2.89	3.03	V
OTt	Over temperature protection	V _D = 15V,	Trip level	115	130	145	°C
OT _{rh}	(Note 7)	Detect LVIC temperature	Hysteresis of trip-reset	-	10	-	°C
V_{FOH}		V_{SC} = 0V, F ₀ terminal pulled up	p to 5V by 10kΩ	4.9	-	-	V
V_{FOL}	Fault output voltage	V_{SC} = 1V, I_{FO} = 1mA		-	-	0.95	V
t _{FO}	Fault output pulse width		(Note 8)	20	-	-	μs
I _{IN}	Input current	V _{IN} = 5V		0.70	1.00	1.50	mA
V _{th(on)}	ON threshold voltage			-	1.70	2.35	
$V_{\text{th(off)}}$	OFF threshold voltage	Applied between Llp Vp Wp L		0.70	1.30	-	v
$V_{\text{th(hys)}}$	ON/OFF threshold hysteresis voltage	Applied between U _P , V _P , W _P , U _N , V _N , W _N -V _{NC}		0.25	0.40	-	v
V _F	Bootstrap Di forward voltage	I _F =10mA including voltage drop b	I _F =10mA including voltage drop by limiting resistor (Note 9)		1.7	2.3	V
R	Built-in limiting resistance	Included in bootstrap Di		80	100	120	Ω

Note 5 : SC protection works only for N-side IGBT. Please select the external shunt resistance such that the SC trip-level is less than 1.7 times of the current rating. 6 : Temperature of LVIC vs. V_{OT} output characteristics is described in Fig.3. These minimum and maximum curves are based on theoretical designed value excluding LVIC temperature=95°C limits.

7 : When the LVIC temperature exceeds OT trip temperature level(OT_t), OT protection works and Fo outputs. In that case if the heatsink dropped off or fixed loosely, don't reuse that DIPIPM. (There is a possibility that junction temperature of power chips exceeded maximum $T_j(150^{\circ}C)$.

8 : Fault signal Fo outputs when SC, UV or OT protection works. Fo pulse width is different for each protection modes. At SC failure, Fo pulse width is a fixed width (=minimum 20µs), but at UV or OT failure, Fo outputs continuously until recovering from UV or OT state. (But minimum Fo pulse width is 20µs.)
9 : The characteristics of bootstrap Di is described in Fig.2.

Fig. 2 Characteristics of Bootstrap Di V_F-I_F curve (@Ta=25°C) Including Voltage Drop by Limiting Resistor (Right chart is enlarged chart.)






Fig. 3 Temperature of LVIC vs. Vot Output Characteristics





Fig. 4 Pattern Wiring Around the Analog Voltage Output Circuit [Vor terminal]



(1) V_{OT} outputs the analog signal that is amplified signal of temperature detecting element on LVIC by inverting amplifier.

(1) Vol outputs the analysis signal data signal of emperature detecting element of EVO by inverting annumber signal of the provided to insert 5kΩ (5.1kΩ is recommended) pull down resistor for getting linear output characteristics at low temperature below room temperature. When the pull down resistor is inserted between V_{OT} and V_{NC}(control GND), the extra circuit current, which is calculated approximately by V_{OT} output voltage divided by pull down resistance, flows as LVIC circuit current continuously. In the case of using V_{OT} for detecting high temperature over room temperature only, it is unnecessary to insert the pull down resistor.

 temperature only, it is unnecessary to insert the pull down resistor.
(3) In the case of using V_{OT} with low voltage controller like 3.3V MCU, V_{OT} output might exceed control supply voltage 3.3V when temperature rises excessively. If system uses low voltage controller, it is recommended to insert a clamp Di between control supply of the controller and V_{OT} output for preventing over voltage destruction.


(4) In the case of not using Vot, leave Vot output NC (No Connection).

Refer the application note for SLIMDIP series about the usage of Vor.

MECHANICAL CHARACTERISTICS AND RATINGS

Parameter	Condition	Reference		Limits		Unit
Parameter	Condition	Reference	Min.	Тур.	Max.	Offic
Mounting torque	Mounting screw : M3 (Note 10)	JEITA-ED-4701 402 method II	0.59	0.69	0.78	N∙m
Terminal strength pull	Control terminal: Load 5N Power terminal: Load 10N	JEITA-ED-4701 401 method I	10	-	-	s
Terminal strength bending	Control terminal: Load 2.5N Power terminal: Load 5N 90deg. Bend	JEITA-ED-4701 401 method III	2	-	-	times
Weight		-	-	5.5	-	g
Heat radiation part flatness	(Note 1) -	-30	-	80	μm

Note 10: Plain washers (ISO 7089~7094) are recommended. Note 11: Measurement positions of heat radiation part flatness are as below



Heat sink side

RECOMMENDED OPERATION CONDITIONS


Symbol	Parameter	Condition		Limits		
Symbol	Falanietei	Condition	Min.	Тур.	Max.	Unit
Vcc	Supply voltage	Applied between P-NU, NV, NW	0	300	400	V
VD	Control supply voltage	Applied between V_{P1} - V_{NC} , V_{N1} - V_{NC}	13.5	15.0	16.5	V
V _{DB}	Control supply voltage	Applied between VUFB-VUFS, VVFB-VVFS, VWFB-VWFS	13.0	15.0	18.5	V
$\Delta V_D, \Delta V_{DB}$	Control supply variation		-1	-	+1	V/µs
t _{dead}	Arm shoot-through blocking time	For each input signal	1.0	-	-	μs
f _{PWM}	PWM input frequency	T _C ≤ 115°C, T _j ≤ 125°C	-	-	20	kHz
PWIN(on)			0.7	-	-	
PWIN(off)	Minimum input pulse width	(Note 12)	0.7	-	-	μs
V _{NC}	V _{NC} variation	Between V _{NC} -NU, NV, NW (including surge)	-5.0	-	+5.0	V
Tj	Junction temperature		-20	-	125	°C

Note 12: When inputting shorter pulse than PWIN(on) / PWIN(off), DIPIPM might not make response.

Fig. 5 Timing Charts of The DIPIPM Protective Functions


[A] Short-Circuit Protection (N-side only with the external shunt resistor and RC filter)

- a1. Normal operation: IGBT ON and outputs current.
- a2. Short circuit current detection (SC trigger)
- (It is recommended to set RC time constant 1.5~2.0µs so that IGBT shut down within 2.0µs when SC.)
- a3. All N-side IGBT's gates are hard interrupted.
- a4. All N-side IGBTs turn OFF.
- a5. F_o outputs for t_{Fo}=minimum 20 μ s.
- a6. Input = "L": IGBT OFF
- a7. Fo finishes output, but IGBTs don't turn on until inputting next ON signal ($L \rightarrow H$).
- (IGBT of each phase can return to normal state by inputting ON signal to each phase.)
- a8. Normal operation: IGBT ON and outputs current.



[B] Under-Voltage Protection (N-side, UV_D)

- b1. Control supply voltage V_D exceeds under voltage reset level (UV_{Dr}), but IGBT turns ON by next ON signal (L \rightarrow H). (IGBT of each phase can return to normal state by inputting ON signal to each phase.)
- b2. Normal operation: IGBT ON and outputs current.
- b3. V_D level drops to under voltage trip level. (UV_{Dt}).
- b4. All N-side IGBTs turn OFF in spite of control input condition.
- b5. Fo outputs for t_{Fo} =minimum 20 μ s but output is extended during V_D keeps below UV_{Dr}.
- b6. V_D level reaches UV_{Dr}.
- b7. Normal operation: IGBT ON and outputs current.



[C] Under-Voltage Protection (P-side, UV_{DB})

c1. Control supply voltage V_{DB} rises. After the voltage reaches under voltage reset level UV_{DBr}, IGBT turns on by next ON signal (L \rightarrow H).


c2. Normal operation: IGBT ON and outputs current.

c3. V_{DB} level drops to under voltage trip level (UV_{\text{DBt}}).

c4. IGBT of the corresponding phase only turns OFF in spite of control input signal level, but there is no F_0 signal output.

c5. V_{DB} level reaches UV_{DBr} .

c6. Normal operation: IGBT ON and outputs current.



[D] Over Temperature Protection (N-side, Detecting LVIC temperature)

d1. Normal operation: IGBT ON and outputs current.

d2. LVIC temperature exceeds over temperature trip $level(OT_t)$.

d3. All N-side IGBTs turn OFF in spite of control input condition.

d4. Fo outputs for t_{Fo} =minimum 20 μ s, but output is extended during LVIC temperature keeps over OT_t.

d5. LVIC temperature drops to over temperature reset level.

d6. Normal operation: IGBT turns on by next ON signal (L \rightarrow H).

(IGBT of each phase can return to normal state by inputting ON signal to each phase.)






Fig. 6 Example of Application Circuit



- (1) If control GND is connected with power GND by common broad pattern, it may cause malfunction by power GND fluctuation. It is recommended to connect control GND and power GND at only a point N1 (near the terminal of shunt resistor).
- (2) It is recommended to insert a Zener diode D1(24V/1W) between each pair of control supply terminals to prevent surge destruction.
- (3) To prevent surge destruction, the wiring between the smoothing capacitor and the P, N1 terminals should be as short as possible. Generally a 0.1-0.22µF snubber capacitor C3 between the P-N1 terminals is recommended.
- (4) R1, C4 of RC filter for preventing protection circuit malfunction is recommended to select tight tolerance, temp-compensated type. The time constant R1C4 should be set so that SC current is shut down within 2µs. (1.5µs~2µs is general value.) SC interrupting time might vary with the wiring pattern, so the enough evaluation on the real system is necessary.
- (5) To prevent malfunction, the wiring of A, B, C should be as short as possible.
- (6) The point D at which the wiring to CIN filter is divided should be near the terminal of shunt resistor. NU, NV, NW terminals should be connected at near NU, NV, NW terminals.
- (7) All capacitors should be mounted as close to the terminals as possible. (C1: good temperature, frequency characteristic electrolytic type and C2:0.01µ-2µF, good temperature, frequency and DC bias characteristic ceramic type are recommended.)
- (8) Input drive is High-active type. There is a minimum 3.3kΩ pull-down resistor in the input circuit of IC. To prevent malfunction, the wiring of each input should be as short as possible. When using RC coupling circuit, make sure the input signal level meet the turn-on and turn-off threshold voltage.
- (9) Thanks to built-in HVIC, direct coupling to MCU without any optocoupler or transformer isolation is possible.
- (10) Fo output is open drain type. It should be pulled up to MCU or control power supply (e.g. 5V,15V) by a resistor that makes I_{Fo} up to 1mA. (I_{FO} is estimated roughly by the formula of control power supply voltage divided by pull-up resistance. In the case of pulled up to 5V, 10kΩ (5kΩ or more) is recommended.)
- (11) Two V_{NC} terminals are connected inside DIPIPM, please connect either one to the 15V power supply GND outside and leave another one open.
- (12) If high frequency noise superimposed to the control supply line, IC malfunction might happen and cause DIPIPM erroneous operation. To avoid such problem, line ripple voltage should meet dV/dt ≤+/-1V/µs, Vripple≤2Vp-p.


Fig. 7 MCU I/O Interface Circuit



Note: The RC coupling (parts shown in the dotted line) at each input depends on user's PWM control strategy and the wiring impedance of the printed circuit board. The DIPIPM signal input section integrates a


The DIPIPM signal input section integrates a $3.3k\Omega(min)$ pull-down resistor. Therefore, when using an external filtering resistor, please pay attention to the signal voltage drop at input terminal.

Fig. 8 Pattern Wiring Around the Shunt Resistor



Low inductance shunt resistor like surface mounted (SMD) type is recommended.

Fig. 9 External SC Protection Circuit with Using Three Shunt Resistors



(1) It is necessary to set the time constant R_fC_f of external comparator input so that IGBT stop within 2µs when short circuit occurs. SC interrupting time might vary with the wiring pattern, comparator speed and so on.

(2) The threshold voltage Vref should be set up the same rating of short circuit trip level (Vsc(ref) typ. 0.48V).

- (3) Select the external shunt resistance so that SC trip-level is less than specified maximum value.
- (4) To avoid malfunction, the wiring A, B, C should be as short as possible.
- (5) The point D at which the wiring to comparator is divided should be near the terminal of shunt resistor.
- (6) OR output high level should be over 0.505V (=maximum Vsc(ref)).
- (7) GND of Comparator, Vref circuit and Cf should be not connected to noisy power GND but to control GND wiring.





Fig. 11 Package Outlines





Note: Connect only one V_{NC} terminal (No.12 or 19) to the system GND and leave another one open.

A (3:1)

0.45

HEAT SINK SIDE

0.45

0.6 ↔ 0.6 ↔ A B-B

D (5:1)

(0.35)

(0.35)

(0.35

(2.625)

B (5:1)

.M.I.I

(2.8)

C (5:1)

Important Notice

The information contained in this datasheet shall in no event be regarded as a guarantee of conditions or characteristics. This product has to be used within its specified maximum ratings, and is subject to customer's compliance with any applicable legal requirement, norms and standards.

Except as otherwise explicitly approved by Mitsubishi Electric Corporation in a written document signed by authorized representatives of Mitsubishi Electric Corporation, our products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.

In usage of power semiconductor, there is always the possibility that trouble may occur with them by the reliability lifetime such as Power Cycle, Thermal Cycle or others, or when used under special circumstances (e.g. condensation, high humidity, dusty, salty, highlands, environment with lots of organic matter / corrosive gas / explosive gas, or situations which terminals of semiconductor products receive strong mechanical stress). Therefore, please pay sufficient attention to such circumstances. Further, depending on the technical requirements, our semiconductor products may contain environmental regulation substances, etc. If there is necessity of detailed confirmation, please contact our nearest sales branch or distributor.

The contents or data contained in this datasheet are exclusively intended for technically trained staff. Customer's technical departments should take responsibility to evaluate the suitability of Mitsubishi Electric Corporation product for the intended application and the completeness of the product data with respect to such application. In the customer's research and development, please evaluate it not only with a single semiconductor product but also in the entire system, and judge whether it's applicable. As required, pay close attention to the safety design by installing appropriate fuse or circuit breaker between a power supply and semiconductor products to prevent secondary damage. Please also pay attention to the application note and the related technical information.

Keep safety first in your circuit designs!

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- •These materials are intended as a reference to assist our customers in the selection of the Mitsubishi Electric Semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- •Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any thirdparty's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- •All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Electric Semiconductor product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Electric Semiconductor home page (http://www.MitsubishiElectric.com/semiconductors/).

- •When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- •Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Electric Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- •The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- •If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
- Any diversion or re-export contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- •Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Electric Semiconductor product distributor for further details on these materials or the products contained therein.

[©] MITSUBISHI ELECTRIC CORPORATION. ALL RIGHTS RESERVED.

DIPIPM, SLIMDIP and CSTBT are trademarks of MITSUBISHI ELECTRIC CORPORATION.