Mitsubishi Electric, Ritsumeikan University and JST Develop Security Solution for IoT Devices

Protects the safety and security of embedded devices by using individual differences of LSIs

TOKYO, February 5, 2015 – Mitsubishi Electric Corporation (TOKYO:6503), Ritsumeikan University and Japan Science and Technology Agency (JST) today announced that they have developed a security technology that uses the individual differences of large scale integrations (LSIs) arising during their fabrication to ensure confidentiality and authentication for interconnected devices in the Internet of things (IoT). The new technology helps to reduce security risks for networked devices by protecting embedded programs and preventing spoofing. Mitsubishi Electric will begin applying the technology in its products from April 2016.

LSIs make calculations based on internal circuits that dictate output, so LSIs with the same circuits yield the same results when processing the same input. Intermediate routes to the computation result, however, are different in each LSI, serving as something like a fingerprint, which the new technology uses to generate unique IDs for LSIs with the same circuits. The unique ID cannot be analyzed even by opening the LSI package and examining its insides because the ID appears only while the circuit is running. The embedded program is encrypted so that it can be decrypted and used only in the device that has the LSI with a specified ID. It is also possible to configure devices to connect only with devices that have specified IDs.

The unique ID is generated as follows:

**Step1.** Count the number of glitches (peaks) that arise on signal input. If the number is even, assign 0 as an output bit, and if odd, 1.

**Step2.** Repeatedly change the signal input and compute the corresponding output bit, thus generating a unique ID.

![Silicon wafer](images/silicon_wafer.png)

Same circuit deployed in all LSIs

Even though final output is same, intermediate routes are different from LSI to LSI

Fig. 1 Slight differences in computation processes of circuit gates in different LSIs
Three functions—generation of unique ID, encryption and authentication—can be implemented in a small circuit area by letting them share some of their components. The required area is one third of that in the case where each function is separately implemented. In addition, prototype LSIs developed jointly with Ritsumeikan University using multiple manufacturing processes have been confirmed to generate unique IDs stably, so the technology can be modularized and thereby easily applied in a general LSI design flow.

As the use of networked embedded devices increases, countermeasures to prevent program analysis, falsification, data theft and device spoofing are becoming more important. Especially in the case of embedded devices with high safety demands, complete measures for program and data protection are required. Generally, ID information for cryptographic use is stored in memory embedded in a device, and this information remains in memory even after powering off, so analysis of the ID is possible by opening the LSI package and examining its insides.

**Patents**
Pending patents for the technology announced in this news release number five in Japan and 32 abroad.

###
Media Inquiries
Public Relations Division, Mitsubishi Electric Corporation
2-7-3, Marunouchi, Chiyoda-ku, Tokyo 100-8310, Japan
prd.gnews@nk.MitsubishiElectric.co.jp
Fax: +81-3-3218-2431

Technical Inquiries
Mitsubishi Electric Corporation:
Information Technology R&D Center, Mitsubishi Electric Corporation
5-1-1, Ofuna, Kamakura, Kanagawa 247-8501, Japan
Fax: +81-467-41-2142
URL: https://www.MitsubishiElectric.com/ssl/contact/company/rd/form.html

Ritsumeikan University:
College of Science and Engineering, Ritsumeikan University
Professor Takeshi Fujino
1-1-1, Nojihigashi, Kusatsu, Shiga 525-8577, Japan
Phone: +81-77-561-5150  Fax: +81-77-561-2663
E-mail: fujino@se.ritsumei.ac.jp

JST projects
Department of Innovation Research, Japan Science and Technology Agency
7, Gobancho, Chiyoda-ku, Tokyo 102-0076, Japan
Tel: +81-3-3512-3526  Fax: +81-3-3222-2064
crest@jst.go.jp

Note
Part of this development has been achieved in "The Design and Evaluation Methodology of Dependable VLSI for Tamper Resistance" (Principal investigator: Prof. Takeshi Fujino of Ritsumeikan University), a research theme in "Fundamental Technologies for Dependable VLSI System" (Research supervisor: Dr. Shojiro Asai), which is a research area of CREST, a strategic basic research program funded by Japan Science and Technology Agency.