CONTENTS

1. Foreword

- 2. A brief outline of semiconductor device reliability
 - 2. 1. Change in failure rates of semiconductor devices
 - 2. 2. Failure factors of semiconductor power modules
 - 2. 3. Heat-fatigue phenomenon in semiconductor modules for electric power
 - 2. 3. 1. Heat stress model during module actuation
 - 2. 3. 2. Fault mechanism with power cycle and thermal cycle
 - 2. 3. 2. 1. Power-cycle life fault mechanism
 - 2. 3. 2. 2. Thermal-cycle fault mechanism
- 3. Quality-guaranteeing activities
 - 3. 1. Mass production procedures
 - 3. 2. Environmental control
 - 3. 3. Periodic inspection of manufacturing equipment, instrumentation and maintenance control
 - 3. 4. Material purchasing control
 - 3. 5. Manufacturing process control
 - 3. 6. Intermediate and final inspections
 - 3. 7. Quality information
- 4. Reliability Tests
 - 4. 1. Reliability Test Method

1. Foreword

Power modules, semiconductor devices for electrical use, were launched on the market in the late 1970s as BIPtype modules (transistors, thyristors, etc.) embedded in bipolar-type semiconductor chips and again in the early 1980s as MOS-type modules (IGBT etc.) embedded in MOS-type semiconductor chips. Currently they are widely used in many home electric appliances such as air-conditioners, refrigerators, washing machines, etc., and in applications for various industrial inverter devices, servo, UPS, electric and electronic peripherals.

At the same time, the reliability of the device has increased rapidly along with improvements in semiconductor technology. Typically, for equipment that demands high reliability, a semiconductor device failure rate of 10 to 100 FIT ($1 \text{ FIT} = 1 \times 10^9$ /hour) is required. In order to realize that level of reliability, naturally the reliability of the semiconductor must be improved. It is very important to consider the harmony of the equipment design and working conditions under the various new stresses added to the semiconductor's characteristics and reliability.

It is often observed that the failure rate in the market place is markedly different for semiconductor devices manufactured in the same way because of a weakness in machine design or a difference in usage.

Here we introduce our company's reliability test results and activities to guarantee quality with regard to semiconductor device reliability, by examining problems of typical machine design and usage that must be take into consideration and cases of faults that actually reached the market.

2. A brief outline of semiconductor device reliability

2.1. Change in failure rates of semiconductor devices

In general, the failure rate of electrical equipment and parts follows the so-called bathtub curve shape shown in Fig. 1, where after an early failure period, it passes through an incidental failure period before reaching wear-out failure. From this failure-rate curve, the selection of a semiconductor device for use in equipment has to consider these three points: early failure period failure rate, incidental failure period failure rate, and usable life period, in addition to the equipment use, influence and spread of faults in the device, and the preventive maintenance system, etc.

In general, the failure-rate curve of semiconductor devices resembles Fig. 1. (b) and tends to decrease over time. Changing the way of looking at this, even when the failure rate lowers in the incidental occurrence fault period and becomes stable, from the fault distribution pattern it can be said that the early failure shape continues. The change of the failure rate over time of the semiconductor device is shown in Fig. 2, and while a high failure rate is shown after manufacture, by edging and debugging the failure rate decreases further. For semiconductor devices that require high reliability, high-temperature edging and electrical edging are used for edging and debugging.

Because the failure rate curve of semiconductor devices shows a declining variation pattern, to increase the reliability of the equipment it is necessary to consider the minor initial-failure factors (especially major failure rates such as disconnects, shorts, etc.). Next, while it goes into assembly conditioning and edging with equipment maker, the major failure rate is $\leq 0.1\%$. If the rate dramatically exceeds this value, there is a problem in the device, circuit design, assembly process or test process and a study of the cause is necessary. If this is left, it can show up in frequent fault occurrences in the market. Caution is necessary when the failure rate is high, as there are many cases when there is a correlation between the assembly-conditioning and edging- period failure rates and market failure rate. The failure rate for heavy faults within a certain period is $\leq 0.1\%$. When the equipment comes on the market, the failure rate decreases dramatically because the stress level declines, and it is usually between several Fit and several 100 Fit. Because of this, design with some leeway on the device-use side is required, and generally it is desirable to have a maximum voltage rating of below 50~60%, and a maximum junction temperature rating of below 70~80%. One other important element that must be remembered is the semiconductor device in use, the circuitry used and the environmental conditions (various cases of stress, etc.), which can affect improvements in reliability too.

As stated above, when it comes to equipment reliability design, it is necessary to consider the problem of performance/reliability against economy when selecting a device. It is not easy to attain both high performance/high reliability and economy, so a balance of both must be selected. It can be said that selecting a semiconductor device by considering the performance, reliability and harmony of the equipment is an important learning activity for the user.



Fig.1. Change in failure rate over time



Fig.2. Change in failure rate of semiconductor devices over time

2.2. Failure factors of semiconductor power modules

When a device is returned from the market or the equipment-assembly conditioning evaluation as faulty and a fault analysis is performed on a good product, there may be a problem with the device in use or the environmental conditions, or there may be a defect in the device. Using the IGBT module as an example, the fault factors are listed below:



Among the factors above, one of the factors deciding the usable life period is heat fatigue failure inside the module between the chip and wire junction or between the insulation substrate and the base plate (solder junction). The next section introduces a description of heat-fatigue phenomenon and cases of failure.

- 2.3. Heat-fatigue phenomenon in semiconductor modules for electric power
- 2.3.1. Heat stress model during module actuation

Two actuation patterns of the heat stress model during module actuation are shown in sections in Fig. 3 When selecting a module, consideration must be given to its usable life and the machine design.

- Actuation mode 1
- Actuation pattern shows few changes in case temperature (base plate temperature) but frequent changes in junction temperature (known as PC life or power cycle life)
- Actuation mode 2
- Actuation pattern shows relatively calm temperature changes at system actuation and shut down (known as thermal cycle life)



Fig.3. Actuation pattern and module temperature changes

2.3.2. Fault mechanism with power cycle and thermal cycle

2.3.2.1. Power-cycle life fault mechanism

Fig.4 shows the structure of a typical power module as module actuation causes a change in the junction temperature and stress appears by the difference in linear expansion coefficients of the aluminum wire and the silicon chip, causing a crack to appear on the junction side. The crack develops and eventually separates completely.

With the comparatively gentle changes in module-case temperature by inverter actuation, etc., when conditions cause frequent junction temperature changes, power cycle disruption must be taken into consideration during machine design. Fig.5 shows a photograph of a case of junction shear due to power cycle.

Fig.6 shows the results of our company's test carried out on a module product's power-cycle life (power cycle life curve).

2.3.2.2. Thermal-cycle fault mechanism

Fig.4 shows the stress distortion that occurs in the solder layer caused by the difference in the linear expansion case between the base plate and the insulation substrate. At system actuation and shutdown, the power module's case temperature (Tc) changes comparatively gently while large temperature change occurs at actuation pattern. When this stress is repeated, a crack appears in the solder and when the crack reaches the bottom of the power chip, it causes increased thermal resistance and thermal disruption. Finally, due to the thermal resistance increase, the Δ Tj increases and power-cycle proof decreases, and power cycle life reaches wire-shear mode. Fig.7 shows a photograph of a solder layer crack between the insulation substrate and base plate caused by thermal cycle. Fig.8 shows the results of a thermal-cycle life test on module products carried out by the company.



Fig. 4. Sectional view of module structure









Fig.6. Mitsubishi IGBT module NF series power cycle life curve







Fig.8. Mitsubishi IGBT module NF series thermal cycle life curve

3. Quality-guaranteeing activities

The quality, price, delivery time limit and service of a product are all important elements but the most important thing as long as the product exists is the quality of the product and the continuing service to the user of the product. In the semiconductor industry, the quality levels required by products are very high. On the other hand, high quality control is required in the mass-production systems with very advanced technology such as the process control capability seen in the "wafer process" or the minute work seen in the "assembly process". A brief description of the quality-guaranteeing activities is given below.

3.1. Mass production procedures

From trial production in development through trial mass production until mass production, a series of type-approval tests are carried out for performance and reliability, along with an examination of a typical design illustration. Fig.9 shows a quality-guarantee system illustration from development through mass production. The next chapter provides information on the reliability tests and reliability confirmation in the type-approval tests.

3.2. Environmental control

In the semiconductor industry, the environment greatly effects product quality and control limits are established to control the environment precisely and monitor dust, moisture and temperature. The same measures are taken with the gas and water used in the factory.

3.3. Periodic inspection of manufacturing equipment, instrumentation and maintenance control

The semiconductor industry is a manufacturing industry and control of the manufacturing equipment and instrumentation is important in device production. Regular checks and maintenance are performed to prevent any decline in accuracy, faults, etc., in the device.

3.4. Material purchasing control

Strict analysis and inspection are performed using spectrum analysis etc. based on receipt inspection norms. After sufficient sample examination has been performed to confirm the quality of the supplied materials and all problems solved, formal delivery begins. Due consideration is also given to the quality control of the supplier's manufacturing process.

3.5. Manufacturing process control

The conditions that greatly influence quality control, such as purity of demineralized water atmosphere, furnace temperature, gas flow rate, etc., are measured by instruments mounted on the respective parts, automatically recorded and checked by engineers using check sheets. Moreover, processes that can have a larger effect on characteristics, such as depth of diffusion, surface concentration, etc. are recorded and used in the control data for working conditions. In addition, to assure stable quality, control is performed with data acquisition regarding the assembly processes which affect the wire-bond process' adhesion pressure, strength control, etc.

3.6. Intermediate and final inspections

Our policy on intermediate and final inspections is thus: With the aim of measuring the reduction in variation and improving the maintenance of quality, and thus producing better products, data on the product's quality characteristics, such as appearance, size, structure, and electrical characteristics, etc., are returned to the first manufacturing stage.

Intermediate inspections include wafer test and assembly process sampling inspections. All are carried out by two independent checks: one by the works section, based on the motto of "making quality from the manufacturing process", and one by the quality-control section. By correcting quality according to the independent checks, we are able to check on points that are hard to discover in the finished product. After product completion the final inspection is conducted as a finished-goods inspection. Finally, electrical properties and external appearance are inspected. From the viewpoint of the customer who will use the product, to confirm the total performance and quality of the product, before the product is stored it is again sampled and subjected to quality guaranteeing inspections for external appearance, electrical characteristics and reliability. The quality of the warehouse is also strictly checked for each lot. Fig.9 shows a plan of the quality- guaranteeing system described above.

3.7. Quality information

Various data on quality, such as inspection results and customer information, is created mainly in the qualityguaranteeing section, and is rapidly sent to the related section including a manufacturing department for the continued improvement of quality. Furthermore, in order to measure the modernization of data control, a rational and effective computerized quality control system is adopted.

Power Module Reliability



Flow of materials, parts, products --> Flow of information



4. Reliability Tests

4.1. Reliability Test Method

Mitsubishi semiconductor devices can be used with full satisfaction because they are built to high levels of reliability: precise quality control through the design and manufacturing processes along with quality-guaranteeing inspections of every production lot assures high reliability. Various reliability tests are performed to check the level of reliability.

In this chapter, an example of a test for a representative type of power module is introduced, and the content of the test is shown in Table 1. Mitsubishi semiconductor devices are tested for reliability in accordance with the Japan Electronics and Information Technology industries Association (JEITA). (Related standard: IEC).

Test Item		Test Method	(JEITA)	Test Conditions	Related Standard	
	Thermal Shock	EIAJ ED 4701	B-141	Condition A : 100°C : 5min., 0°C : 5min., 10 cycle	IEC68-214	
	Temperature Cycle	"	B-131	-40°C (60min.)~125°C (60min.), 10 cycle	IEC68-2-14	
	Vibration	"	A-121	Condition B : 10~500Hz/15min., 10G, 6 hours	IEC68-2-6	
p	Lead Integrity	"	A-111- I	9.8~40N, 10 ± 1sec.	IEC68-2-21	
estir	Soldering		A_122	Condition A: 260 \pm 5°C,10 \pm 1sec., use of	IEC68-2-20	
alTe	Thermostability	"	A-132	rosin-type flux	1008-2-20	
lent	Solderbility	"	A-131	Condition A: 235 \pm 5°C, 5 \pm 0.5sec., use of	IEC68-2-20	
			// 101	rosin-type flux		
Zire		"	A-112- Ⅱ	M8 : 8.83~10.8N·m, 10 ± 1sec.		
Ш	Mounting Torque			M6 : 2.94~4.5N⋅m, 10 ± 1sec.		
				M5 : 1.96~3.5N⋅m, 10 ± 1sec.	-	
				M4 : 1.47~1.7N⋅m, 10 ± 1sec.		
				M3 : 0.98N ⋅ m, 10 ± 1sec.		
	High Temperature Storage	"	B-111	Ta=125℃, 1000 hours	IEC68-2-2	
þ	Low Temperature Storage	"	B-112	Ta=-40°C, 1000 hours	IEC68-2-1	
esti	Moisture Resistance	"	B-121	Condition B: Ta=60℃, RH=90%, 1000 hours	IEC68-2-3	
l P	High Temperature			Ta=125°C, VCE=max. rating voltage ×0.85V,		
anc	Reverse Bias	-	-	VGE=0V, 1000 hours	-	
dur	High Temperature Gate Bias	-	-	Ta=125°C, Vce=20V, Vge=0V, 1000 hours	-	
 ш				∆Tc=50°C, 5000 cycle		
		-	-	(∆Tj=100°C)	-	

Table 1. Mitsubishi power module reliability tests

IGBT module: CM300DY-24NF reliability test results

	Test Item	Test Method (JEITA)		Test Conditions	Samples	Faults
bu	Thermal Shock	EIAJ ED 4701	B-141	Condition A : 100°C : 5min., 0°C : 5min., 10 cycle	5	0
esti	Temperature Cycle	"	B-131	-40℃ (60min.) ~ 125℃ (60min.), 10 cycle	5	0
Ľ	Vibration	"	A-121	Condition B: 10~500Hz/15min., 10G, 6 hours	5	0
nta	Lead Integrity	"	A-111- I	40N, 10 ± 1sec.	5	0
Environmer	Soldering Thermostability	"	A-132	Condition A: $260 \pm 5^{\circ}C$, $10 \pm 1sec.$, use of rosin-type flux	5	0
	Mounting Torque	"	A-112- Ⅱ	Mounting screw (M6): $4.5N \cdot m$, 10 ± 1 sec. Main terminal screw (M6): $4.5N \cdot m$, 10 ± 1 sec.	5	0
ng	High Temperature Storage	"	B-111	Ta=125℃, 1000 hours	5	0
esti	Low Temperature Storage	"	B-112	Ta=-40℃, 1000 hours	5	0
e e	Moisture Resistance	"	B-121	Condition B: Ta=60℃, RH=90%, 1000 hours	5	0
anc	High Temperature Reverse Bias	-	-	Ta=125℃, Vce=1020V, Vge=0V, 1000 hours	5	0
gunp	High Temperature Gate Bias	-	-	Ta=125°C, Vce=20V, Vge=0V, 1000 hours	5	0
ш	Intermittent Operation	-	-	Tc=50~100°C, 5000 cycle	5	0

CM300DY-24NF fault decision norm

Itom Monsurod	Maggurament Conditions	Fault Deci	sion Norm	Notos	
iterii measureu	Measurement Conditions	Lower Limit	Upper Limit	Notes	
ICES	VCE=1200V, VGE=0V	-	U.S.L. × 2.0		
IGES	Vge=±20V, Vce=0V	-	U.S.L. × 2.0		
VGE (th)	IC=30mA, VCE=10V	L.S.L. × 0.8	U.S.L. × 1.2		
VCE (sat)	IC=300A, VGE=15V	-	U.S.L. × 1.2		
VEC	IE=300A, VGE=0V	-	U.S.L. × 1.2		
Dielectric strength	AC2500V, 1 minute	Dielectric I	oreakdown		

Note: U.S.L. : Upper Specification Limit; L.S.L. : Lower Specification Limit

IPM: PM150RLA060 reliability test results

Track Inc. Track Ma				T (O)		– 14
lest Item		lest Method	(JEIIA)	lest Conditions		Faults
ing	Thermal Shock	EIAJ ED 4701	B-141	Condition A : 100°C : 5min., 0°C : 5min., 10 cycle	5	0
Test	Temperature Cycle	"	B-131	-40°C (60min.)~125°C (60min.), 10 cycle	5	0
ntal	Vibration	"	A-121	Condition B: 10~500Hz/15min., 10G, 6 hours	5	0
Environmer	Lead Integrity	"	A-111- I	9.8N, 10 ± 1sec.	5	0
	Mounting Torque		Δ 112 Π	Mounting screw (M5): $3.5N \cdot m$, 10 ± 1 sec.	Б	0
		"	Main terminal screw (M5): $3.5N \cdot m$, 10 ± 1 sec.			0
ting	High Temperature Storage	"	B-111	Ta=125℃, 1000 hours		0
Test	Low Temperature Storage	"	B-112	Ta=-40℃, 1000 hours	5	0
Sc	Moisture Resistance	"	B-121	Condition B: Ta=60°C, RH=90%, 1000 hours	5	0
luraı	High Temperature Reverse Bias	-	-	Ta=125°C, Vce=510V, Vge=0V, 1000 hours	5	0
Ш	Intermittent Operation	-	-	Tc=50~100°C, 5000 cycle		0

PM150RLA060 fault decision norm

Itom Mossurod	Massurament Conditions	Fault Deci	sion Norm	Notos
item measured	Measurement Conditions	Lower Limit	Upper Limit	NOLES
ICES	VCE=600V	-	U.S.L. × 2.0	
VCE (sat)	Ic=150A, VD=15V, Vcin=0V	-	U.S.L. × 1.2	
VEC	IE=150A	-	U.S.L. × 1.2	
SC	VD=15V, Vcin=0V	L.S.L. × 0.9	U.S.L. × 1.2	
UV	Trip	L.S.L. × 0.9	U.S.L. × 1.1	
Dielectric strength	AC2500V, 1 minute	Dielectric I	oreakdown	

Note: U.S.L. : Upper Specification Limit; L.S.L. : Lower Specification Limit

DIP-IPM PS21564 reliability test results

· · · · · · · · · · · · · · · · · · ·						
Test Item		Test Method (JEITA)		Test Conditions	Samples	Faults
ng	Thermal Shock	EIAJ ED 4701	B-141	Condition A : 100℃ : 5min., 0℃ : 5min., 10 cycle	5	0
esti	Temperature Cycle	"	B-131	-40°C (60min.) ~ 125°C (60min.), 10 cycle	5	0
alT	Vibration	"	A-121	Condition B: 10~500Hz/15min., 10G, 6 hours	5	0
ent	Lead Integrity	"	A-111- I	Small PKG:9.8N, large PKG:19.6N, 10 ± 1 sec.	5	0
vironm	Soldering Thermostability	"	A-132	Condition A: $260 \pm 5^{\circ}$ C, 10 ± 1 sec., use of rosin-type flux	5	0
	Solderbility	"	A-131	Condition A: $235 \pm 5^{\circ}$ C, 5 ± 0.5 sec., use of rosin-type flux	5	0
ш	Mounting Torque	"	A-112- Ⅱ	M3···0.98N·m, 10 ± 1sec.	5	0
ing	High Temperature Storage	"	B-111	Ta=125°C , 1000 hours	5	0
Test	Low Temperature Storage	"	B-112	Ta=-40°C , 1000 hours	5	0
urance.	Moisture Resistance	"	B-121	Condition B: Ta=60°C, RH=90%, 1000 hours	5	0
	High Temperature Reverse Bias	-	-	Ta=125°C , Vce=510V, 1000 hours	5	0
ШU	Intermittent Operation	-	-	∆Tj =100°C , 5000 cycle	5	0

PS21564 fault decision norm

Itom Moosurod	Magguramont Conditions	Fault Deci	Notos	
item measured	Measurement Conditions	Lower Limit	Upper Limit	Notes
ICES	Vce=600V	-	U.S.L. × 2.0	
VEC	-Ic=15A		U.S.L. × 1.2	
	IC=15A, VD=VDB=15V	_		
VCE (sat)	Input=On	-	0.3.L. × 1.2	
VSC	VD=15V	L.S.L. × 0.9	U.S.L. × 1.1	
UVD, UVDB	Trip	L.S.L. × 0.9	U.S.L. × 1.1	
	Short circuits all terminals and			
Dielectric strength	imprints AC2500 V, 1min. between	Dielectric breakdown		
	external heat dissipation fins.			
UVD, UVDB Dielectric strength	Trip Short circuits all terminals and imprints AC2500 V, 1min. between external heat dissipation fins.	L.S.L. × 0.9 Dielectric I	U.S.L. × 1.1	

Note: U.S.L. : Upper Specification Limit; L.S.L. : Lower Specification Limit

HVIGBT: CM1200HC-34H reliability test results

Test Item		Test Method	(JEITA)	Test Conditions	Samples	Faults
bu	Thermal Shock	EIAJ ED 4701	B-141	100°C: 10min., 0°C: 10min., 5 cycle	5	0
esti	Temperature Cycle	"	B-131	-40°C (60min.)~125°C (60min.), 500 cycle	5	0
alT	Vibration	"	A-121	10~500Hz/15min., 10G, each 2 hours X, Y, Z	5	0
ent					5	0
E E					5	0
viro					5	0
ш					5	0
ing	High Temperature Storage	"	B-111	Ta=125℃, 1000 hours	5	0
Test	Low Temperature Storage	"	B-112	Ta= -40℃, 1000 hours	5	0
nce	Moisture Resistance	"	B-121	Ta=60°C , RH=90%, 1000 hours	5	0
dura	High Temperature Reverse Bias	"	D-313	Tj=125°C, VCE=Maximum rated voltage × 0.85, 1000 hours	5	0
ШU	Intermittent Operation	"	D-403	∆Tc=70°C, 30000 cycle	5	0

CM1200HC-34H fault decision norm

Itom Moosurod	Magguramant Conditions	Fault Decision Norm		Notos
item measured	Measurement Conditions	Lower Limit	Upper Limit	Notes
ICES VCE=1700V (rated voltage)		-	U.S.L. × 2.0	
IGES VGE= ±20V		-	U.S.L. × 2.0	Above Tj=25°C
VEC	-Ic=1200A (rated current)	-	U.S.L. × 1.2	
VCE (sat)	Ic=1200A (rated current), VG=15V	-	U.S.L. × 1.2	
	VCE=10V	I.V.D. × 0.5	I.V.D. × 1.5	
VGE (m)	Ic=120mA (rated current \times 10 ⁻⁴)	L.S.L. × 0.8	U.S.L. × 1.2	
	Short circuits all terminals, and			34 class: 4000V; above
Dielectric strength	ric strength imprints AC4000 V (rms), 1min		breakdown	50 class: 6000V
	between external heat dissipation fins.			

Note: U.S.L. : Upper Specification Limit; L.S.L. : Lower Specification Limit